


# Test Data Compression and Hardware Decompression for Systems on a Chip



# Outline



- Motivation
- System-on-a-Chip testing
- Lempel-Ziv compression
- Test data compression
- Hardware decompression
- Conclusion & future works

# Motivation: Moore's Law




## Every 18 months:

- Gate count doubles
- Vector set grows 10x
- Frequency increases 50%

## Benchmark Design

- 0.18 $\mu$
- >600 MHz
- 10 million gates

## Moore's Law



- SoCs by the year 2005, predicts that the state of the art ICs will exceed 100 million gates.
- SoC chip testing technology based on ATE (automatic test equipment) taking longer.

# Processor-on-a-Chip: PowerPc 603



Year: 1994 / 66 to 80 MHz

Process: 0.5-micron CMOS / 1.6 million transistors



Cache: 8Kb Inst. / 8 kb Data

Year: 1997 / 225 Mhz to 300 Mhz

Process: 0.5 to 0.35-micron CMOS

Cache: 16 Kb Inst / 16 Kb Data


Motorola's PowerPC 603e™ RISC Microprocessor - 200 MHz



# System-on-a-Chip: SoC




- *Systems* are traditionally composed of many separate chips: microprocessor, RAM, audio chips, ...
- SoCs goal is to integrate all these components on a single chip: Better, Faster and Cheaper.





- Alternative Note: NASA says it's Faster, Better and Cheaper.

# SoC: System on a Chip

- SoC is an enabling technology for embedded systems.
- Embedded systems handle and manipulate large volumes of data in real-time.
- Some Examples: Internet Appliances, PDAs, cell phones, MP3 players, ...




# SoC: Design Methodology



# ATE: Automatic Test Equipment



- Several major difficulties arise with SoC chip testing technology based on ATE (automatic test equipment).
- One is the ATE cost that keeps on growing and growing.
- Another serious problem is that ATE speed is behind the chip native speed, and this speed gap keeps increasing.
- A third related problem is that the volume of test data is now very large, especially for large SoCs with many embedded cores.



# ATE: Agilent 93000 SoC series



At \$1.5k/pin the Agilent 93000 SoC Series Model C200e is the first tester to break the \$2k/pin price barrier for SoC test.

ATE Type	C200e	C400	P600	P1000
Max Digital Channel Count	512 - 1024	512 - 1024	512 - 1024	512 - 1024
Max Vector Memory	28M	28M	112M	112M
Maximum Scan Memory/pin	336M	336M	336M	326M
Maximum I/O Data Rate (Mbits/Sec)	200	400	660	1Gb/s
Target Applications	Wafer sort, low end DSPs, baseband wireless devices, ASICs, etc.	PC-Graphics, PC-Chipset, PC133/PC166 & DDR266/DDR333 memory interfaces, high end DSPs,	Characterization of high-speed ASICs and high-speed communication devices.	Headroom for "at speed" test applications

# Test Data: Vectors



- Boundary scan (JTAG) test vectors are used to test the wires on circuit board between the chip pins.
- Scan chain test vectors are used to test the internal logic of each embedded system with the chip itself for manufacturing defects.
- Not every bit is required when a test vector is applied to the chip. These bits are labeled as don't cares (X).

Test#	Input/Scan-In Values	Output/Scan-Out Values
1	1 0 X 1 X X X X X X	X X X X 1 X X X X 0 X
2	X 0 1 1 0 1 X X X X	X X X 1 X X X X X X X
...	...	...

# Test Data: Don't Cares



- It is not intuitively obvious how many of these Don't Cares actually exist.

- *Well, it turns out lots, if you know how to get them!*

<b>ISCAS 89 Benchmark</b>	<b>s420.1</b>	<b>s838.1</b>	<b>s9234.1</b>	<b>s35932</b>
<b>Pseudo Primary Inputs (PPI)</b>	<b>34</b>	<b>66</b>	<b>247</b>	<b>1763</b>
<b>Total number of test vectors</b>	<b>71</b>	<b>154</b>	<b>171</b>	<b>22</b>
<b>Total test set size in bits</b>	<b>2414</b>	<b>10164</b>	<b>42237</b>	<b>38786</b>
<b>Total Don't Cares in percent</b>	<b>60%</b>	<b>68%</b>	<b>78%</b>	<b>71%</b>
<b>Average Length of DC string</b>	<b>200</b>	<b>400</b>	<b>660</b>	<b>1Gb/s</b>
<b>Maximum Length of DC string</b>	<b>200</b>	<b>200</b>	<b>200</b>	<b>200</b>

# Test Data: Compression




- One approach to alleviate these problems is to reduce the volume of test data by using data compression techniques.
- Lempel-Ziv compression (LZ77, LZ78, LZW) schemes are well known in the software world.
- Belong to a family of dictionary-based compression techniques using a sliding text window.
- Software tools that use these techniques successfully are PKZip, GNU gzip, and GIF & PNG image formats.
- Lossless by nature as opposed to other lossy compression techniques used in image compression such as JPEG or MPEG formats.

# Test Data: Lempel-Ziv Compression




- Not only reduces the size of the data but also reduces the communication time to transfer this reduced data.
- Are finding their way into hardware, specifically embedded systems
- A novel adaptation of the much utilized Lempel-Ziv compression in software as it applies directly to hardware.
- The large presence of don't cares is exploited in uncompressed test sets that we generated using commercial ATPG tools.


# Lempel-Ziv Compression: Example



# Compression: Don't Care Pattern Matching



- There are several possible matches: AA (1,2,5,6,7), AAB (2), ...
- The longest string match is always used



# Compression: Size Results




	<b>ISCAS 89 Benchmark</b>			
<b>Window Size</b>	<b>s420.1</b>	<b>s838.1</b>	<b>s9234.1</b>	<b>s35932</b>
<b>16 bits</b>	<b>15%</b>	<b>26%</b>	<b>27%</b>	<b>24%</b>
<b>32</b>	<b>26%</b>	<b>45%</b>	<b>44%</b>	<b>36%</b>
<b>64</b>	<b>28%</b>	<b>52%</b>	<b>52%</b>	<b>42%</b>
<b>128</b>	<b>29%</b>	<b>57%</b>	<b>54%</b>	<b>42%</b>
<b>256</b>	<b>31%</b>	<b>59%</b>	<b>55%</b>	<b>53%</b>
<b>Don't Cares</b>	<b>60%</b>	<b>68%</b>	<b>78%</b>	<b>71%</b>
<b>Avg. DC</b>	<b>6.8</b>	<b>13.4</b>	<b>9.6</b>	<b>4.3</b>
<b>Test set size</b>	<b>2414</b>	<b>10164</b>	<b>42237</b>	<b>38786</b>

# Hardware Test Data Compression: related work



- Run Length Encoding (RLE) schemes have been developed using Golomb codes. (see: Chanda, Date 2001 conference). RLE encoding requires a simple state machine to implement and does give good to fair results.
- Microprocessor implementations of Lempel-Ziv are well know but have poor hardware performance and hence impractical for real time manufacturing testing.
- Other exotic schemes have be proposed (i.e. cycle scan chains) but this methods place a constraint on place & route tools. This constraint hinders the original design performance.



# Hardware Decompression: Decompressor




# Hardware Decompression: Example a.



Test Data	0	Length	Bit string...
Packets	1	Offset	Length




# Hardware Decompression: Example b.



*Compressed Pattern*

**(5,2) (3,4) (2,4)**



*Copy Window to Shadow*



**(5,2) (3,4) (2,4)**

*Shift Right based on offset (i.e. 5)*


# Hardware Decompression: Example c.









# Hardware Decompression: JTAG





# JTAG cell: input






# JTAG cell: Shift mode



# JTAG cell: modified



# Compression: Timing Results



Tradeoff between decompress time and compression ratio.

		ISCAS 89 Benchmark			
Window Size		s420.1	s838.1	s9234.1	s35932
Minimum time	<b>16 bits</b>	<i>2984</i>	<i>11764</i>	<i>49132</i>	<b>46107</b>
	<b>32</b>	<b>3412</b>	<b>12415</b>	<b>51771</b>	<b>49896</b>
	<b>64</b>	<b>4540</b>	<b>14663</b>	<b>60738</b>	<i>41793</i>
	<b>128</b>	<b>6517</b>	<b>19494</b>	<b>83222</b>	<b>55386</b>
Best Size Compression	<b>256</b>	<b>10517</b>	<b>28533</b>	<b>118634</b>	<b>81772</b>
Don't Cares	60%	68%	78%	71%	
Avg. DC	6.8	13.4	9.6	4.3	
Test set size	2414	10164	42237	38786	

# Conclusions & future work.



- A new test data compression method was presented based on Lempel-Ziv compression for bit strings rather than character sets.
- High compression ratio are due to the heavy exploitation of Don't Cares in the test data sets.
- An efficient hardware decompressor with minimal area overhead was presented using a modified boundary scan cell.
- Future work will extend this scheme to multi--scan chains.