

3.5. Sketch i against v to scale for the circuits shown in Figure P3.5. The diodes are typical small-signal silicon devices at 300 K. The reverse-breakdown voltages of the Zener diodes are shown. Assume 0.6 V for all diodes (including Zeners) in the forward-bias region.






Figure P3.5

3.5 Note, these are not ideal, but typical diodes. Thus, they have ~ 0.6 V drop when conducting, and slight curve

(a)




(b)



Note: The Zener will conduct at -0.6 V and lower, but the other diode won't until it breaks down.

Needed for diode to conduct
Needed for Zener to conduct

(c)



In both directions, we need 0.6 volts to turn on the forward diode, and 5.6 volts to push the reverse diode into breakdown.

3.35. Consider the circuit shown in Figure P3.35. Allow 0.6 V for the forward drops of the diodes. Sketch the transfer characteristic to scale. (Combining the bridge rectifier with a Zener diode is a neat way to obtain nearly identical characteristics for both polarities of the input voltage.)





Figure P3.35

3.35




If the bridge is off, $V_o = V_{in}$. Once the bridge turns on, V_o will be held at that voltage. Higher voltages will cause more current over R & the output will be held at the initial "on" voltage.

In either direction, to turn the bridge on, we must fwd bias 2 diodes, and reverse-bias the zener into break down.

Thus, On voltage = $0.6 + 6.8 + 0.6 = \pm 8 \text{ V}$

Current paths are labeled above.



3.32. Voltage-doubler circuit. Consider the circuit of Figure P3.32. The capacitors are very large, so that they discharge only a very small amount per cycle. (Thus, no ac voltage appears across the capacitors, and the ac input plus the dc voltage of C_1 must appear at point A.) Sketch the voltage at point A against time. Find the voltage across the load. Why is this circuit called a voltage doubler? Determine the peak inverse voltage across each diode in terms of V_m .





Figure P3.32

3.32



First, notice that D_1 & C_1 form a "clamp" circuit; i.e. when $V_m \sin(\omega t) < 0$, D_1 conducts charging C_1 . Thus, negative peaks are clamped to 0V.

Now, notice that D_2 & C_2 & R_L form a half-wave rectifier; thus, V_L (V_{C_2}) will charge to the peak voltage seen at $V_A(t)$. Combining the two, $V_A(t)$ will be:

$V_A(t) = V_m + V_m \sin(\omega t)$ to clamp negative peaks at 0V. Positive peaks of $V_A(t)$ will thus be at $2V_m$, which is what V_L will be.

$$V_O = V_L = V_{C_2} = 2V_m$$

Peak inverse $D_2 = 2V_m$ Peak inverse $D_1 = 2V_m$

3.22. Figure P3.22 shows an ac voltmeter. Assume that the diode is ideal. Suppose that the meter reads full scale when the average current is 5 mA. Assume that the resistance of the meter is negligible. For what value of R will full scale correspond to an ac voltage of 10 V rms? (Hint: The average value of a half-wave rectified sine wave is the peak value divided by π .)




Figure P3.22

3.22 the current through the meter is a half-wave rectified sinusoid. Since voltage is 10 V rms, $V_{p-p} = 10\sqrt{2}$. Thus, current will be $\frac{10\sqrt{2}}{R}$. As given in the problem, the Avg = $\frac{V_{pp}}{\pi}$.

$$\text{Avg current} = \frac{10\sqrt{2}}{\pi R} = 5 \text{ mA} \quad \boxed{R = 900 \Omega}$$

3.24. Consider the battery-charging circuit of Figure P3.24 with $V_m = 20 \text{ V}$, $R = 10 \Omega$, and $V_B = 14 \text{ V}$. Find the peak current, assuming an ideal diode. Also, find the percentage of each cycle for which the diode is in the on state. Sketch $v_s(t)$ and $i(t)$ to scale against time.





Figure P3.24 Half-wave battery charger.



$i(t)$ is non-zero only when $V_s(t) > V_B$
 $i(t)$ will peak when $V_s(t)$ peaks at V_m . Thus, $i_{max} = \frac{V_m - V_B}{R}$ $i_{max} = 0.6 \text{ A}$

As a function of time, $i(t) = \frac{V_m \sin(\omega t) - V_B}{R}$ setting $i(t) = 0$,

$\sin(\omega t) = \frac{V_B}{V_m}$. We have two solutions: $t_1 = \frac{0.775}{\omega}$ $t_2 = \frac{2.37}{\omega}$.

These are marked on the graph. Sine wave period is $T = 2\pi/\omega$.

$$\text{diode on} = \frac{2.37/\omega - 0.775/\omega}{2\pi/\omega} = \boxed{25.3 \%}$$

3.20. Sketch the transfer functions (v_o versus v_{in}) for the circuits displayed in Figure P3.20. Also, plot v_o to scale against time for $v_{in}(t) = 10 \sin(200\pi t)$. Assume ideal diodes.





Figure P3.20

3.20 ideal diode $\rightarrow$ short when on. In both circuits, diodes conduct for $V_{in} > 0$. In (A) this causes V_{in} to pass to R . In (B) it shorts V_o . For $V_{in} < 0$, in (a) Voltage cannot get to V_o . In (b), all V_{in} will be across V_o since it is an open circuit.



3.17. Assuming that the diodes are ideal, find the values of I and V for the circuits of Figure P3.17. For part (b), consider $V_{in} = 0, 2, 6, \text{ and } 10 \text{ V}$. Then plot V against V_{in} for $-10 \leq V_{in} \leq 10$.






Figure P3.17

(3.17) Start analysis by assuming all diodes off, then turn on and re adjust




D_1 sees +15 forward bias, it turns on. $V_A = 0$

D_3 sees -15 reverse bias, stays off.

D_2 sees +15 (0 - (-15)) fwd bias turns on. $V_B = 0$.

$V_A = V_B = 0$. $I = 0$ $V_C = -7.5 \text{ V}$ (voltage divider) D_3 is still off. $V = 0 - (-7.5)$ $V = 7.5 \text{ V}$



$V_{in} = 0 \rightarrow$ All diodes on. $V_A = V_B = V_C = V_D = 0$. $V = 0$, $I = 0$ $I' = 10 \text{ mA}$, but all goes through D_4 to -10.

$V_{in} = 2 \rightarrow$ All diodes on. $V_A = V_B = V_C = V_D = 2$. $V = 2$, $I = 2 \text{ mA}$ $I' = 8 \text{ mA}$, excess goes through D_4 . Circuit still works. $V = 2$, $I = 2 \text{ mA}$

excess goes through D_4 . Circuit still works. $V = 2$, $I = 2 \text{ mA}$

$V_{in} = 6 \rightarrow$ All diodes on. $V_A = V_B = V_C = V_D = 6$. $V = 6$, $I = 6 \text{ mA}$.

However, $I' = 4 \text{ mA}$. Extra current must come through D_1 or D_2 , but can't travel backwards through diode. Therefore, $I \leq I'$

$I = I'$ at 5 mA . $V_B = V_C = 5$. However, this turns D_1 & D_4 off.

So, for V_{in} greater than 5, output remains at $V = 5$, $I = 5 \text{ mA}$ and the excess current from the input is shunted to -10.

$V_{in} = 10$ See above $V = 5$, $I = 5 \text{ mA}$

3.15. Assuming that the diodes are ideal, find the values of I and V for the circuits of Figure P3.15.





Figure P3.15

3.15 Note that these are ideal diodes; they have the following transfer:




A good way to analyze is to assume the diodes are off, then turn them on when forward biased and re-analyze circuit until everything fits.

(a) +10V at the anode, 0 at the cathode $\rightarrow$ diode will turn on. Thus, $V=0$ and $I = \frac{10V}{2.7k\Omega} = 3.7mA$

(b) 0 at the anode, 10V at the cathode $\rightarrow$ diode remains off. $V=10, I=0$ (diode acts like open circuit)

(c) 5V at anode, 0 at cathode $\rightarrow$ diode turns on. Since $R_{on}=0$ for diode, all current will flow through it. Thus, $I=0, V=0$ (diode acts like a wire)

(d) Initially, diode is off. All current flows through R_2 , causing V to rise to $(10mA)(1k) = 10V$. Diode turns on, and we have a current divider.



$$I = 5mA, V = 5V$$

3.9.


$$V_{OC} = 1V$$

$$I_{SC} = \frac{1V}{400\Omega} = 2.5mA$$


$$I_b = \hat{i}_x = 1.7mA$$

$$V_b = V_x + 200\hat{i}_x$$

$$V_b \approx 0.69V$$



(c)



$$V_{OC} = 0.5V$$

$$I_{SC} = \frac{V_C}{500} + \frac{V_C}{500} = \frac{V_C}{250}$$

When shorted, $V_C = 0.5V \therefore I_{SC} = 2mA$

$$I_C = \hat{i}_x \approx 1.1mA \quad V_C = 0.5 - V_x \approx 0.3V$$

3.9. Use graphical load-line analysis to find the currents and voltages labeled in the circuits shown in Figure P3.9. The device characteristics are illustrated in Figures P3.9d and e.









Figure P3.9

3.9 The key to load-line is to find the open-circuit voltage and short-circuit current, plot them, draw a line, and then find the operating point. BE CAREFUL in drawing your graphs; if the scale is off, your answer will be too.



2.23.



First, because $i_n = i_p = 0$, $i_{in} + i_{out}$ must flow as shown on the diagram. Once we know this, we can apply KVL around 2 loops to get the relationship.


Loop 1: $V_{in} = I_{in}R + 0 + I_{in}R$ $V_{in} = 2I_{in}R$

Loop 2: $R I_{in} + R_f I_o + R I_{in} = 0$ $2I_{in}R = -R_f I_o$


Solving, $i_o = -V_{in}/R_f$

Since i_o is independent of load
Output impedance = ∞


2.23. Analyze each of the ideal op-amp circuits shown in Figure P2.23 to find expressions for i_o . What is the value of the output resistance (seen by the load) for each of these circuits? Why?



(a)



(b)



$V_p = V_n \therefore V_A = V_1 + V_B = V_2$
 Since $i_n = 0$ for both OP-Amps,
 i_o must travel as shown.

$$i_o = \frac{V_A - V_B}{R} \therefore \boxed{i_o = \frac{V_1 - V_2}{R}}$$

i_o is independent of load $\therefore$

Output impedance = ∞

2.22. Analyze the ideal op-amp circuit shown in Figure P2.22 to find an expression for v_o in terms of v_A , v_B , and the resistor values.





Figure P2.22

2.22



$V_n = V_p = V_i$. Now, i_p must be 0 since this is the input of an OP-AMP $\therefore$

$$\frac{V_A - V_i}{R_A} + \frac{V_i - V_B}{R_B} = 0 \text{ solving,}$$

$$V_i = \frac{V_A R_B + V_B R_A}{R_A + R_B}$$

Now, rest of the circuit is a standard non-inverting amplifier:

$$V_o = \frac{R_1 + R_2}{R_1} V_i \therefore \boxed{V_o = \left(\frac{R_1 + R_2}{R_1} \right) \left(\frac{V_A R_B + V_B R_A}{R_A + R_B} \right)}$$

2.14. Determine the closed-loop voltage gain of the circuit shown in Figure P2.14, assuming an ideal op amp. All of the resistors are equal in value.




Figure P2.14



Refer to labeled diagram.
 $V_B = 0$ since $V_p = V_n$ for OP-Amp
 $I_1 = \frac{A-B}{R} = \frac{V_{in}}{R} = I_1$
 $I_1 = I_2$ since $I_n = 0$

$$I_2 = \frac{B-C}{R} = \frac{V_{in}}{R} \therefore C = -V_{in} \quad I_3 = \frac{0-C}{R} \therefore I_3 = \frac{V_{in}}{R}$$

$$I_4 = I_3 + I_2 = \frac{2V_{in}}{R} \quad I_4 = \frac{C-D}{R} = \frac{2V_{in}}{R} \quad D = -3V_{in}$$

$$D = -3V_{in} \quad I_5 = \frac{0-D}{R} \therefore I_5 = \frac{3V_{in}}{R}$$

$$I_6 = I_5 + I_4 \therefore I_6 = \frac{5V_{in}}{R} \quad I_6 = \frac{D-E}{R} \quad E = -8V_{in}$$

$$E = V_o \therefore V_o = -8V_{in} \quad \boxed{\frac{V_o}{V_{in}} = -8}$$

4-5 The circuit in Figure P4-5 is an ideal current amplifier with negative feedback via the resistor R_E .

- (a) For $i_s = 25 \mu A$ and $R_E = 250 \Omega$, find the output current i_2 and the voltage gain v_2/v_1 .
 (b) Find the input resistance $R_{IN} = v_1/i_1$.




FIGURE P4-5

4.5

① $i_1 = i_x$ ② $i_2 = -250i_x$
 ③ $V_1 = 250i_x R_E$ ④ $i_1 + i_3 = 25 \mu A$
 ⑤ $V_1 = i_3 \cdot 5K$ ⑥ $V_2 = i_2 \cdot 1K$


Substituting (5) + (1) into (4) gives
 $i_x + \frac{V_1}{5K} = 25 \mu A$. Placing (3) into
 this yields $i_x + 250i_x \frac{R_E}{5K} = 25 \mu A$ $R_E = 250 \therefore i_x = 1.845 \mu A$
 By (2) $i_2 = -0.461 mA$ By (6), $V_2 = -0.461$ By (3), $V_1 = 0.11577$

$\frac{V_2}{V_1} = -3.98$ $\frac{V_1}{i_1} = 62.75 K\Omega$


4-4 The circuit in Figure P4-4 is an ideal voltage amplifier with negative feedback provided via the resistor R_F .

(a) For $v_s = 10 \text{ mV}$ and $R_F = 50 \text{ k}\Omega$, find the output voltage v_2 and the current gain i_2/i_1 .

(b) Find the input resistance $R_{IN} = v_1/i_1$.



(4.4) The key to solving linear-dependent source circuits is writing down all of the device equations.



① $V_2 = -200V_x$ ② $V_x = V_1$

③ $V_s = V_x + i_1(1K)$

④ $i_1 = \frac{V_x - V_2}{R_F}$ ⑤ $i_2 = \frac{V_2}{1K}$

Substituting ① into ④ gives $\frac{V_x + 200V_x}{R_F} = i_1$ By ③, $i_1 = \frac{V_s - V_x}{1K} \therefore$

$\frac{V_x + 200V_x}{R_F} = \frac{V_s - V_x}{1K}$ By ②, $V_2 = -0.4V$

By ⑤, $i_2 = -0.4\text{mA}$ By ④, $i_1 = 8.04\mu\text{A}$ $\frac{i_2}{i_1} = -49.8$

$\frac{V_1}{i_1} = 249\Omega$

D3.37. Clamp-circuit design. Design a clamp circuit to clamp the negative extreme of a periodic input waveform to -5 V . Use diodes, Zener diodes, and standard 5%-tolerance resistor values. Assume a 0.6-V forward drop for all diodes, and suppose that the Zener diodes have an ideal characteristic in the breakdown region. Power-supply voltages of $\pm 15\text{ V}$ are available. Look at Figure 3.20a for ideas.

D3.38. Clamp-circuit design. Repeat Problem D3.37 to clamp the positive extreme to $+5\text{ V}$. Look at Figure 3.20a for ideas.





Figure 3.20



Circuit operation: With no input, $v_o(t)$ ($V_i(t)=0$), Diodes will activate, Charging capacitor until $V_C = V_O = 5\text{ V}$. Then, diodes shut off. If

$R_C \gg T$, where T is the period of $V_i(t)$, when $V_i(t)$ is turned on, V_C will remain almost constant. If $V_i(t) < 5\text{ V}$, this will be passed directly to V_o . If $V_i(t) > 5\text{ V}$, diodes will conduct, increasing V_C & keeping maximum at 5 V . The battery is here to initially charge the capacitor to the 5 V bias.