

Chapter 5 Field Effect Transistors (FET)

most common

enhancement mode metal-oxide-semiconductor
(MOS FET)

other types

depletion mode metal-oxide-semiconductor (also MOSFET)
junction field effect transistor (JFET)

MOSFET's


smaller size

fewer processing steps

BJT's

larger currents

Basic structure of a MOSFET




L, W define the area of the gate

$$0.2 \leq L \leq 10 \mu\text{m} \quad 0.5 \leq W \leq 500 \mu\text{m}$$


silicon oxide layer $0.05 - 0.1 \mu\text{m}$ thick

IC designer can adjust L, W

Circuit symbol



Operation in the cutoff region





There are p-n junctions at drain-body & source-body
Drain-Source junction is reverse biased so $i_D \approx 0$
and we say the device is cutoff.

When V_{GS} reaches a threshold voltage V_{to}
a channel of n-type material is "induced" in the
region under the gate.

$$i_D = 0 \text{ for } V_{GS} \leq V_{to}$$

/ca

Operation in the triode region



triode region


$$V_{GS} \geq V_{to}$$

$$V_{DS} < V_{GS} - V_{to}$$

The electric field from the gate repels holes and attracts electrons (which can flow in the forward direction across :- B) "inducing" a virtual channel under the gate.

For small values of V_{DS} , $i_D \propto V_{DS}$

It's also proportional to the excess gate voltage $V_{GS} - V_{to}$



In the triode region



$$i_D = K [2(V_{GS} - V_{to})V_{DS} - V_{DS}^2]$$

where $K = \frac{W}{L} \frac{KP}{2}$ ← process dependent

In this region MOSFETs behave like voltage-controlled resistors.

If V_{DS} increases, the channel "thickness" will vary with position. Because $V_{channel}$ decreases as we get closer to the drain the channel tapers. This leads to saturation.

Operation in the saturation region




In the saturation region

$$i_D = K (V_{GS} - V_{to})^2$$

where $V_{GS} \geq V_{to}$

$$V_{DS} \geq V_{GS} - V_{to}$$

MOSFET characteristics



The channel thickness at the drain is zero when $V_{GD} = V_{to}$.

$$V_{GD} = V_{to}$$

$$V_{GS} - V_{DS} = V_{to}$$

$$V_{GS} = V_{to} + V_{DS}$$

But $i_D = K(V_{GS} - V_{to})^2$ in saturation

substituting

$$i_D = K(V_{to} + V_{DS} - V_{to})^2 = K V_{DS}^2$$

which is the equation of the parabola plotted above.

PSpice modeling of MOSFETs

To model mosFETs we need to add a new parameter λ .

For short channels the channel length L can be modified by the depletion region around the drain becoming thicker. This effectively decreases the channel length as V_{DS} increases.

Use breakout part Mbreak N3

Use edit / model / edit instance model

Enter


model MName NMOS

KP = 50 u


Vto = 2

LAMBDA = 0.05

Do a DC nested sweep.



5.2 Load-line analysis of NMOS amplifier




$$\text{KVL on input loop} \quad -V_{GS} - v_{in}(t) + v_{GS}(t) = 0.$$

$$\text{or } v_{GS}(t) = V_{GS} + v_{in}(t)$$

$$\text{KVL on drain loop} \quad -v_{DS} - i_D R_D + V_{DD} = 0$$

$$\text{or } V_{DD} = v_{DS}(t) + R_D i_D(t)$$



For load line $V_{OC} = 20V$, $I_{SC} = \frac{V_{OD}}{R_D} = \frac{20V}{1k} = 20mA$

If $v_{in} = 0$, $v_{GS} = V_{GS} = 4V$ establishing Q-point.

Now let V_{in} vary.

For $V_{in} = +1$ volt, we move to $V_{GS} = 1 + 4 = 5$ v.

at $V_{GS} = 5$ on load line

$$V_{DS} = 4V, i_D \sim 15.8 \text{ mA}$$


For $V_{in} = -1$ volt, we move to $V_{GS} = -1 + 4 = 3$ v

at $V_{GS} = 3$ V on load line


$$V_{DS} = 16V, i_D \sim 4 \text{ mA}$$

5.3 Bias circuits

Because of device to device variation and distortion considerations we use a fixed-plus self bias circuit very similar to that used for BJT amplifiers.



Thevenin gate circuit



By inspection

$$V_G = \frac{R_2}{R_1 + R_2} V_{DD}$$


$$R_G = R_1 \parallel R_2 = \frac{R_1 R_2}{R_1 + R_2}$$

For the gate circuit $-V_G + i_G R_G + V_{GS} + i_D R_S = 0$


* Assuming biased in saturation region $i_D = K(V_{GS} - V_{to})^2$

We can plot this

load line for gate circuit
is called "bias" line



5.22

Find I_{DQ} , V_{DSQ}

Do KVL of gate circuit

$$+i_G R_G + V_{GS} + i_S R_S - 15 = 0,$$

$$V_{GS} + i_S R_S = 15$$

but $i_D = K(V_{GS} - V_{TO})^2$ and, since $i_D = i_S$

$$\text{substituting } \therefore V_{GS} + K(V_{GS} - V_{TO})^2 R_S = 15$$

$$V_{GS} + 0.25\frac{\text{mA}}{V^2} (V_{GS} - 1)^2 (3k) = 15$$

$$V_{GS} + \frac{3}{4} (V_{GS} - 1)^2 = 15$$

$$4V_{GS} + 3(V_{GS}^2 - 2V_{GS} + 1) = 60$$

$$3V_{GS}^2 - 2V_{GS} - 57 = 0$$

$$V_{GS} = \frac{-(-2) \pm \sqrt{(-2)^2 - 4(3)(-57)}}{2(3)}$$

$$= \frac{2 \pm \sqrt{4 + 684}}{6} = \frac{2 \pm \sqrt{688}}{6}$$


$$V_{GS} = +4.7V, -4.04V$$

$$\text{MUST be } V_{GS} = +4.7 \text{ Volts.} \Rightarrow i_D = K(V_{GS} - V_{TO})^2 = \frac{1}{4}(4.7 - 1)^2 = 3.43 \text{mA}$$

$$V_{DQ} = 30 - (3.43)(1) - (3.43)(3) = 16.28V.$$

For the circuit shown below $V_{TO} = 2V$, $K = 0.3 \text{ mA/V}^2$.

Determine I_D and V_{DS} .



$$i_D = K(V_{GS} - V_{TO})^2 \text{ in saturation region (1)}$$

$$V_{GS} = V_G - 0 \quad \text{since source grounded.}$$

$$V_{GS} = 15 - i_D R_D \quad \text{since } V_G = V_D$$

$$i_D = \frac{15 - V_{GS}}{R_D}$$

$$\therefore \frac{15 - V_{GS}}{5} = 0.3 (V_{GS} - 2)^2 \text{ by substitution into (1)}$$

$$15 - V_{GS} = 1.5 (V_{GS}^2 - 4V_{GS} + 4)$$

$$15 - V_{GS} = 1.5 V_{GS}^2 - 6V_{GS} + 6$$

$$1.5 V_{GS}^2 - 5V_{GS} - 9 = 0.$$

$$V_{GS} = \frac{-(-5) \pm \sqrt{(-5)^2 - 4(1.5)(-9)}}{2(1.5)} = \frac{5 \pm \sqrt{25 + 54}}{3}$$



$$V_{GS} = +4.63, -1.30$$

Pick $V_{GS} = +4.63$ ($V_{GS} > V_{TO}$ in saturation region)

Then $i_D = \frac{15 - (4.63)}{5k} = 2.07 \text{ mA}$

$$V_{DS} = 15 - (2.07)(5k) = 4.63V.$$

3.6.2.

(a) obtain i_{DS1} as a function of v_{DS1}

$$v_{DS2} = V_{DD} - v_{DS1}$$

$$i_{DS2} = K (v_{DS2} - v_{to})^2$$

both transistors
are identical
(Assume saturation)

$$i_{DS2} = K (V_{DD} - v_{DS1} - v_{to})^2$$

(b) The result from (b) represents a non-linear load line for Q1. Plot the load line on the characteristic curve assuming $V_{to} = 1V$ and $K = \frac{3}{16} \times 10^{-3} A/V^2$.

from (a) $i_{DS2} = K(V_{DD} - V_{DS1} - V_{to})^2$

using the problem's values.

$$i_{DS2} = \frac{3}{16} (5 - V_{DS1} - 1)^2 \text{ mA}$$

$$i_{DS2} = \frac{3}{16} (4 - V_{DS1})^2 \text{ mA}$$

Note that $i_{DS2} = i_{DS1}$


$$V_{DS1} = 0 \quad i_{DS2} = \frac{3}{16} (4 - 0)^2 = 3 \text{ mA.}$$

$$V_{DS1} = 1 \quad i_{DS2} = \frac{3}{16} (4 - 1)^2 = \frac{27}{16} \text{ mA} = 1.7 \text{ mA.}$$


$$V_{DS2} = 2 \quad i_{DS2} = \frac{3}{16} (4 - 2)^2 = \frac{12}{16} \text{ mA} = 0.75 \text{ mA.}$$

$$V_{DS2} = 3 \quad i_{DS2} = \frac{3}{16} (4 - 3)^2 = \frac{3}{16} \text{ mA} = 0.1875 \text{ mA.}$$

$$V_{DS} = 4 \quad i_{DS} = 0.$$



(c) Plot V_o vs. V_i



If $V_i = 0$ Q1 is in cutoff since $V_{gs} < V_{to}$
then $V_o = V_{ds1} = 4$ volts.

If $V_i = 1$ Q1 is just turning on, no change
 $V_{ds1} = 4$ volts.

If $V_i = 2$ we read off intersection of $V_{gs} = 2$
with non-linear load line.
by inspection $V_{ds1} \approx 3$ V.

If $V_i = 3$ $V_{gs} = 3$ and
by inspection $V_{ds1} \approx 2.1$ V.


If $V_i = 4$ $V_{gs} = 4$ and by inspection $V_{ds1} \approx 1.75$

If $V_i = 5$ $V_{gs} = 5$ and by inspection $V_{ds1} \approx 1.5$ V.


If $V_i = 6$ $V_{gs} = 6$ and by inspection $V_{ds} \approx 1.25$ V.

Technically this could be an NMOS amplifier or inverter

p-channel MOSFETs. (p. 332 of text).



Equations are exactly the same except voltage polarities and current directions are reversed.



5.4 Small-signal equivalent circuits

for small signal analysis let

$$i_D(t) = I_{DQ} + i_d(t) \quad v_{GS}(t) = V_{GSQ} + v_{gs}(t)$$

Assume that the MOSFET is biased in saturation so that

$$i_D = K(v_{GS} - V_{to})^2$$

Substituting the small signal values into this equation gives

$$I_{DQ} + i_d(t) = K[v_{GSQ} + v_{gs}(t) - V_{to}]^2$$

Expanding


$$I_{DQ} + i_d(t) = K \underbrace{[v_{GSQ} - V_{to}]^2}_{\substack{\uparrow \\ \text{DC bias terms} \\ \cancel{\text{cancel}}}} + 2K(v_{GSQ} - V_{to})v_{gs}(t) + K v_{gs}^2(t)$$

Assume small signal such that $|v_{gs}(t)| \ll |v_{GSQ} - V_{to}|$
 This allows last term to be dropped

$$\therefore i_d(t) = \underbrace{2K(v_{GSQ} - V_{to})v_{gs}(t)}_{\text{define } g_m = 2K(v_{GSQ} - V_{to})}$$

$$\therefore i_d(t) = g_m v_{gs}(t)$$


small-signal equivalent circuit



more formally define using Taylor series expansion

$$g_m \equiv \left. \frac{di_d}{dv_{gs}} \right|_{v_{ds}=0} = \left. \frac{\partial i_d}{\partial v_{gs}} \right|_{Q\text{-point}}$$

$$\frac{1}{r_d} = \left. \frac{\partial i_d}{\partial v_{ds}} \right|_{Q\text{-point}}$$




$$i_d(v_{gs}, v_{ds}) = i_d(v_{gsQ\text{-point}}) + \left. \frac{\partial i_d}{\partial v_{gs}} \right|_{Q\text{-point}} \Delta v_{gs} + \left. \frac{\partial i_d}{\partial v_{ds}} \right|_{Q\text{-point}} \Delta v_{ds} + \Delta i_d(v_{gs}, v_{ds})$$

$$\begin{aligned} \therefore \Delta i_d(v_{gs}, v_{ds}) &= \left. \frac{\partial i_d}{\partial v_{gs}} \right|_{Q\text{-point}} \Delta v_{gs} + \left. \frac{\partial i_d}{\partial v_{ds}} \right|_{Q\text{-point}} \Delta v_{ds} \\ &= g_m \Delta v_{gs} + \frac{1}{r_d} \Delta v_{ds} \end{aligned}$$

where Δi_d , Δv_{gs} and Δv_{ds} are small signal quantities

5.5 Common Source Amplifier



Example 5.28. Analyze in mid-band where
 $V(t) = 100 \sin(2000\pi t)$

Do bias first

Given $KP = 50 \mu A/V^2$
 $V_{to} = 2V$
 $\lambda = 0$
 $L = 10 \mu m$
 $W = 400 \mu m$.


$$K = \left(\frac{W}{L}\right) \frac{KP}{2} = \left(\frac{400 \mu m}{10 \mu m}\right) \frac{50 \mu A/V^2}{2} = 1 mA/\sqrt{2}$$

Analyze bias circuit by Thevenize

$$V_G = V_{DD} \frac{R_2}{R_1 + R_2} = (20V) \frac{1M}{1M + 3M} = 20 \left(\frac{1}{4}\right) = 5V$$

$$R_G = \frac{R_1 R_2}{R_1 + R_2} = \frac{(1M)(3M)}{1M + 3M} = \frac{3}{4} M.$$

bias circuit



and $I_{D,Q} = K(V_{GS} - V_{to})^2$

substituting

$$V_{GS} + k(V_{GS} - V_{to})^2 R_s - 5 = 0.$$

$$V_{GS} + \left(\frac{1 \text{ mA}}{\sqrt{2}}\right)(2.7 \text{ k}) (V_{GS} - 2)^2 - 5 = 0$$

$$V_{GS} + 2.7 \left(V_{GS}^2 - 4V_{GS} + 4 \right) - 5 = 0$$

$$2.7 V_{GS}^2 - 9.8 V_{GS} + 5.8 = 0$$

$$\begin{aligned} V_{GS} &= \frac{-(-9.8) \pm \sqrt{(-9.8)^2 - 4(2.7)(5.8)}}{2(2.7)} \\ &= \frac{9.8 \pm \sqrt{33.4}}{5.4} = \frac{9.8 \pm 5.78}{5.4} \end{aligned}$$

$$V_{GS} = 2.89, 0.79 \text{ V}$$

Choosing $V_{GS,Q} = 2.89$ since $V_{to} = 2 \text{ V}$

$$I_{DQ} = k(V_{GS} - V_{to})^2 = \frac{1 \text{ mA}}{\sqrt{2}} (2.89 - 2)^2 = 0.79 \text{ mA}$$

$$V_{DS,Q} = 20 - (0.79 \text{ mA})(4.7 \text{ k}) - (0.79 \text{ mA})(2.7 \text{ k})$$

$$V_{DS,Q} = 14.15 \text{ Volts}$$



Now do small signal analysis

$$g_m = \sqrt{2kP} \sqrt{\frac{W}{L}} \sqrt{I_{DQ}}$$

$$= \sqrt{2 \left(1.05 \frac{\text{mA}}{\sqrt{2}} \right)} \sqrt{\frac{400 \mu\text{m}}{10 \mu\text{m}}} \sqrt{0.79 \text{ mA}} = 1.78 \text{ mS}$$

because $\lambda = 0$ $r_d = \infty$

In midband



$$R_L' = \frac{(4.7k)(10k)}{4.7k + 10k} = 3197\Omega$$

By inspection

$$\begin{aligned} v_o &= -g_m v_{gs} R_L' \\ &= -(0.00178) v_{gs} (3197) = -5.69 v_{gs} \end{aligned}$$

$$\frac{v_o}{v_{in}} = -\frac{5.69 v_{gs}}{v_{in}} = -5.69 \frac{v_{in}}{v_{in}} = -5.69$$


$$R_{in} = \frac{v_{in}}{i_{in}} = 750k$$

$$R_o = \frac{v_o}{i_o} = \frac{+g_m v_{gs} R_D}{g_m v_{gs}} = 4.7k$$

looking
into amp.

5.6 The Source Follower

This is basically identical to the common source analysis EXCEPT the output is taken from the source.



$$\text{DC Analysis: } K = \left(\frac{W}{L}\right) \frac{K_P}{2} = \left(\frac{160\mu m}{2\mu m}\right) \frac{50\mu A/V^2}{2} = 2mA/\sqrt{2}$$

Now let's calculate the V_{GS} that gives $I_{DQ} = 10mA$

$$I_D = K (V_{GS} - V_{to})^2$$

$$10mA = 2mA/\sqrt{2} (V_{GS} - 1)^2$$

$$5V^2 = (V_{GS} - 1)^2$$

$$\pm\sqrt{5} = V_{GS} - 1$$

$$V_{GS} = 1 \pm \sqrt{5} = 3.236, -1.236$$

choose this solution since $-1.236 < V_{to}$

Now find the gate voltage by Thevenizing as usual

$$V_G = \frac{R_2}{R_1 + R_2} V_{DD} = \frac{2M}{2M+2M} (15V) = 7.5V$$


This gives us the information to calculate R_s .

$$V_{GS} = V_G - V_S$$


$$\text{or } V_S = V_G - V_{GS} = 7.5V - 3.236V = 4.264V$$

$$R_s = \frac{V_S}{I_D} = \frac{4.264V}{10mA} = 426\Omega$$

Now draw the small signal equivalent circuit



Note that the drain is grounded through the power supply. We can re-arrange this circuit to more easily see the analysis.



Now calculate the small signal parameters

$$g_m = \sqrt{2KP} \sqrt{\frac{W}{L}} \sqrt{I_{D,Q}} = \sqrt{2(50 \times 10^{-6})} \sqrt{\frac{160}{2}} \sqrt{10 \times 10^{-3}}$$

$$g_m = 8.944 \times 10^{-3} \text{ S}$$

$\lambda = 0 \Rightarrow$ characteristics are flat in saturation region

$$\text{and } \frac{1}{r_d} = \left. \frac{\partial i_D}{\partial V_{DS}} \right|_Q = 0$$

Remaining analysis is straight forward;

$$R'_L = R_s \parallel R_L = 426 \parallel 1000 = 298.7 \Omega$$

$$U_o = (+g_m U_{GS}) (R'_L) = (+8.944 \times 10^{-3} U_{GS})(298.7)$$

$$U_o = +2.672 U_{GS}$$

Now do KVL (recall this is V_{GS})

$$-U_{in} + U_{GS} + U_o = 0 \Rightarrow U_{GS} = U_{in} - U_o$$


$$U_o = +2.672(U_{in} - U_o) = +2.672U_{in} - 2.672U_o$$

$$+3.672U_o = +2.672U_{in}$$

$$\frac{U_o}{U_{in}} = +\frac{2.672}{3.672} = +0.72$$

$$R_{in} = R_1 \parallel R_2 = 2m \parallel 2m = 1m$$

The output impedance is a little harder to calculate.



$$\text{by definition } R_o = \frac{v_x}{i_x}$$

$$\text{by inspection } v_g = 0, v_s = +v_x$$

$$v_{GS} = v_g - v_s = -v_x$$

Do KCL at output

$$\sum_i = 0 \quad +g_m(-v_x) - \frac{v_x}{r_d} - \frac{v_x}{R_s} + i_x = 0$$

$$\left(-g_m - \frac{1}{r_d} - \frac{1}{R_s} \right) v_x = -i_x$$

$$R_o = \frac{v_x}{i_x} = \frac{1}{g_m + \frac{1}{r_d} + \frac{1}{R_s}}$$

For this example:


$$R_o = \frac{1}{0.00894 + 0 + \frac{1}{426\Omega}} = 88.6\Omega$$

Calculate current gain


$$A_i = \frac{i_o}{i_{in}} = \frac{v_o/R_L}{v_{in}/R_{in}} = \left(\frac{v_o}{v_{in}}\right) \frac{R_{in}}{R_L} = (0.72) \left(\frac{1m}{1000}\right) = 720$$

$$A_p = A_i A_v = (720)(.72) = 518.4$$


4.56



(a) Draw the small signal circuit in midband.



$$\text{define } R'_L = R_1 \parallel R_2 \parallel R_E \parallel R_L$$



$$v_o = i'_x R'_L$$

where

$$i'_x = i_x + (\beta + 1) i_b$$

Since r_{π} & R_b have the same voltage across them:

$$v = i_x R_b = i_b r_{\pi} \quad \text{or} \quad i_x = i_b \frac{r_{\pi}}{R_b}$$

$$\text{Then } v_o = (i_x + I'_L) R'_L = \left(i_b \frac{r_{\pi}}{R_b} + (\beta + 1) i_b \right) R'_L$$

$$\text{By inspection } v_{in} = i_b r_{\pi} + v_o$$

$$\therefore A_v = \frac{v_o}{v_{in}} = \frac{i_b \left(\frac{r_{\pi}}{R_b} + (\beta + 1) \right) R'_L}{i_b r_{\pi} + i_b \left(\frac{r_{\pi}}{R_b} + (\beta + 1) \right) R'_L}$$

$$A_v = \frac{(1 + \beta + \frac{r_\pi}{R_b}) R_L'}{r_\pi + R_L' (1 + \beta + \frac{r_\pi}{R_b})}$$


To compute R_m we need i_{in}

$$i_{in} = \frac{V_{in} - V_o}{R_b \parallel r_\pi} = \frac{V_{in} - A_v V_{in}}{R_b \parallel r_\pi}$$



$$Z_m = \frac{V_{in}}{i_{in}} = \frac{V_{in}}{\frac{V_{in} (1 - A_v)}{R_b \parallel r_\pi}} = \frac{R_b \parallel r_\pi}{1 - A_v}$$

6.2 Electrical Specifications for Logic Gates.


Transfer Characteristics of Logic Inverters



What inverters actually do at the input.



What devices produce at the output:




V_{IL} - highest input guaranteed to be accepted as logic 0

V_{IH} - lowest input voltage guaranteed to be accepted as logic 1


V_{OL} = highest logic 0 output produced

V_{OH} = lowest logic 1 output produced


Types of MOS inverter



Resistor pull-up




NOTE
Problem occurs when $V_o = \text{High}$.
M1 $V_{GS} = 0$ and load is OFF.
Makes circuit susceptible
active NMOS pull-up. to noise in output.



active NMOS pull-up with separate bias source

Separate V_G can eliminate output noise susceptibility

$$V_{GG} > V_{DD}$$





complementary MOS (cmos)


Most modern logic is this type.

Symmetry between PMOS and NMOS characteristics requires careful selection of $\frac{W}{L}$ ratio.


6.5 Graphical analysis of CMOS inverter



We want to be in either A or F states.



the load lines for the PMOS are simply reversed characteristic curves, i.e.



transition occurs at $\frac{1}{2}V_{DD}$ if designed properly.

$$V_{GS} = 2 = V_i$$

$$V_{GS} = 1 = V_i$$

A - $V_i = 0$ PMOS highly ON since $V_{GS} = -5$
NMOS cut off since $V_{GS} = 0$


B $V_i > V_{to}$ of the NMOS but $V_i < \frac{V_{DD}}{2}$
NMOS in saturation region
PMOS in triode region

C → D PMOS load line and NMOS characteristics lie on a line. This is where the circuit switches rapidly from C → D.

E $\frac{V_{DD}}{2} \leq V_i \leq V_{DD} - V_{to}$ PMOS in saturation
NMOS in triode

F $V_i = V_{DD}$ PMOS cutoff
but NMOS highly ON

propagation delay




t_{PHL} - propagation delay $H \rightarrow L$ output transition

t_{PLH} - propagation delay $L \rightarrow H$ output transition

$$t_{PD} = \frac{t_{PHL} + t_{PLH}}{2}$$

can be calculated using the model



C is the load capacitance
On the order of 1 pF.

This leads into laplace transforms.

CMOS logic gates.

