





MC68000

16-/32-BIT MICROPROCESSOR PROGRAMMING REFERENCE CARD


Programming Model




Eight Data Registers




Seven Address Registers




Two Stack Pointers



Program Counter



Status Register



Condition Code Computations

Operations	X	N	Z	V	C	Special Definition
ABCD	*	U	?	U	?	C = Decimal Carry Z = Z • Rm • ... • R0
ADD, ADDI, ADDQ	*	*	*	?	?	V = Sm • Dm • Rm + Sm • Dm • Rm C = Sm • Dm + Rm • Dm + Sm • Rm
ADDDX	*	*	?	?	?	V = Sm • Dm • Rm + Sm • Dm • Rm C = Sm • Dm + Rm • Dm + Sm • Rm Z = Z • Rm • ... • R0
AND, ANDI, EOR, EORI, MOVEQ, MOVE, OR, ORI, CLR, EXT, NOT, TAS, TST	—	*	*	0	0	
CHK	—	*	U	U	U	
SUB, SUBI, SUBQ	*	*	*	?	?	V = Sm • Dm • Rm + Sm • Dm • Rm C = Sm • Dm + Rm • Dm + Sm • Rm
SUBX	*	*	?	?	?	V = Sm • Dm • Rm + Sm • Dm • Rm C = Sm • Dm + Rm • Dm + Sm • Rm Z = Z • Rm • ... • R0
CMPI, CMPI, CMPM	—	*	*	?	?	V = Sm • Dm • Rm + Sm • Dm • Rm C = Sm • Dm + Rm • Dm + Sm • Rm
DIVS, DIVU	—	*	*	?	0	V = Division Overflow
MULS, MULU	—	*	*	?	0	V = Multiply Overflow
SBCD, NBCD	*	U	?	U	?	C = Decimal Borrow Z = Z • Rm • ... • R0

NOTES:

- Sm Source Operated — most significant bit
- Dm Destination operand — most significant bit
- ? See Special Definition
- Rm Result operand — most significant bit

- n bit number
- r shift count
- Boolean AND
- + Boolean OR
- Rm Boolean NOT

Effective Addressing Mode Categories

Type	Mode	Register	Generation	Assembler Syntax
Data Register Direct	000	reg. no.	EA = Dn	Dn
Address Register Direct	001	reg. no.	EA = An	An
Register Indirect	010	reg. no.	EA = (An)	(An)
Postincrement Register Indirect	011	reg. no.	EA = (An), An ← An + N	(An) +
Predecrement Register Indirect	100	reg. no.	An ← An - N, EA = (An)	-(An)
Register Indirect With Offset	101	reg. no.	EA = (An) + d16	d16(An)
Indexed Register Indirect With Offset	110	reg. no.	EA = (An) + (Xn) + dg	dg(An, Xn)
Absolute Short	111	000	EA = (Next Word)	xxx
Absolute Long	111	001	EA = (Next Two Words)	xxxxxx
PC Relative With Offset	111	010	EA = (PC) + d16	d16(PC)
PC Relative With Index and Offset	111	011	EA = (PC) + (Xn) + dg	dg(PC + Xn)
Immediate	111	100	Data = Next Word(s)	#xxx
Quick Immediate	—	—	Inherent Data	#xxx (1-8)
Implied Register	—	—	EA = SR, USP, SP, PC	—

NOTES:

- EA = Effective Address
- An = Address Register
- Dn = Data Register
- Xn = Address or Data Register used as Index Register
- SR = Status Register
- PC = Program Counter

- dg = Eight bit Offset (displacement)
- d16 = Sixteen bit Offset (displacement)
- N = 1 for Byte, 2 for Words and 4 for Long Words
- () = Contents of
- ← = Replaces

Addressing Modes

Mnemonic	Size	Address Mode	Dn		An		(An)		(An) +		-(An)		d16(An)		d8(An, Xn)		Abs.W		Abs.L		d16(PC)		d8(PC, Xn)		s = Immed d = SR/CC	Opcode Bit Pattern	Boolean	Condition Codes
			#	~	#	~	#	~	#	~	#	~	#	~	#	~	#	~	#	~	#	~	#	~				
ABCD	B	s = Dn s = -(An) d = d	2	6																					1111 11	d10 + s10 + X → d	XNZVC	
ADD	BW	s = Dn d = Dn	2	4	ADDA s = Dn	2	12	2	12	2	2	2	18	4	16	4	18	4	16	6	20	4	14	4	8	1100 RRR1 0000 0rrr 1100 RRR1 0000 1rrr 1101 DDD1 SSEE EEEE	d + Dn → d Dn + s → Dn	*** **
	L	s = Dn d = Dn	2	8	ADDA s = Dn	2	20	2	20	2	2	2	22	4	24	4	26	4	24	6	28	4	18	4	16	1101 DDD1 SSEE EEEE	Dn + s → Dn d + Dn → d	*** **
ADDA	W	s = Dn d = An	2	8	s = Dn	2	12	2	12	2	2	2	14	4	16	4	18	4	16	6	20	4	18	4	12	1101 DDD1 10EE EEEE 1101 DDD0 10ee eeee	Dn + s → Dn An + s → An	---
	L	s = Dn d = An	2	8	s = Dn	2	12	2	12	2	2	2	16	4	18	4	20	4	18	6	22	4	18	4	16	1101 AAA0 11ee eeee	d + # → d	*** **
ADDI	BW	s = Imm d = d	4	8	ADDA s = Imm	4	16	4	16	4	4	4	18	6	20	6	22	6	20	8	24	4	20	6	16	0000 0110 SSEE EEEE	d + # → d	*** **
	L	s = Imm d = d	6	16	ADDA s = Imm	6	28	6	28	6	6	6	30	8	32	8	34	8	32	10	36	4	24	6	16	0101 QQQ0 SSEE EEEE	d + # → d	*** **
ADDQ	BW	s = Imm3 d = d	2	8	s = Imm3	2	12	2	12	2	2	2	14	4	16	4	18	4	16	6	20	4	16	6	20	1101 RRR1 SS00 0rrr 1101 RRR1 SS00 1rrr	d + s + X → d	*** **
	L	s = Imm3 d = d	2	8	s = Imm3	2	20	2	20	2	2	2	22	4	24	4	26	4	24	6	28	4	14	4	16	1101 RRR1 1000 0rrr 1101 RRR1 1000 1rrr	d + s + X → d	*** **
ADDX	BW	s = Dn d = d	2	4	s = Dn	2	8	2	8	2	2	2	18	4	16	4	18	4	16	6	20	4	14	4	8	1100 DDD1 SSEE EEEE	d < and > Dn → d	---
	L	s = Dn d = d	2	8	s = Dn	2	16	2	16	2	2	2	30	4	32	4	34	4	32	10	36	4	18	4	16	1100 DDD0 SSEE EEEE	Dn < and > s → Dn d < and > Dn → d	---
AND	BW	s = Dn d = Dn	2	4	s = Dn	2	12	2	12	2	2	2	14	4	16	4	18	4	16	6	20	4	14	4	8	1100 DDD0 SSEE EEEE	d < and > Dn → d	---
	L	s = Dn d = Dn	2	8	s = Dn	2	20	2	20	2	2	2	22	4	24	4	26	4	24	6	28	4	18	4	16	1100 DDD1 10EE EEEE	Dn < and > s → Dn d < and > Dn → d	---
ANDI	BW	s = Imm d = d	4	8	s = Imm	4	16	4	16	4	4	4	18	6	20	6	22	6	20	8	24	4	20	6	16	0000 0010 SSEE EEEE	d < and > # → d	---
	L	s = Imm d = d	6	16	s = Imm	6	28	6	28	6	6	6	30	8	32	8	34	8	32	10	36	4	18	4	16	0000 0010 SSEE EEEE	s < and > CCR → CCR s < and > SR → SR	---
ANDI CCR	B	s = Imm d = d	2	6+2n	s = Imm	2	12	2	12	2	2	2	14	4	16	4	18	4	16	6	20	4	14	4	20	0000 0010 0011 1100		*** **
ANDI SR	W	s = Imm count = Dn	2	6+2n	s = Imm	2	20	2	20	2	2	2	22	4	24	4	26	4	24	6	28	4	18	4	16	0000 0010 0111 1100		*** **
ASL, ASR	BW	count = #1-8 d = d	2	8+2n	count = #1-8	2	14	2	14	2	2	2	16	4	18	4	20	4	18	6	22	4	20	6	16	1110 rrrf SS10 0DDD 1110 QQQf SS00 0DDD	C ← D X ← Left C ← Right	*** **
Memory	L	count = #1-8 d = d	2	8+2n	count = #1-8	2	14	2	14	2	2	2	16	4	18	4	20	4	18	6	22	4	20	6	16	1110 rrrf 1010 0DDD		*** **
	W	count = 1 d = d	2	8+2n	count = 1	2	12	2	12	2	2	2	14	4	16	4	18	4	16	6	20	4	18	4	16	1110 QQQf 1000 0DDD 1110 000f 11EE EEEE		*** **

Mnemonic	Size	Address Mode	Dn		An		(An)		(An) +		-(An)		d16(An)		d8(An, Xn)		Abs.W		Abs.L		d16(PC)		d8(PC, Xn)		s = Immed d = SR/CC		Opcode Bit Pattern		Condition Codes
			#	cc	#	Counter	#	Branch	#	yes	#	no	#	no	#	expired	#	<162	#	<144	#	<170	#	<166	#	<168	#	<162	
DBcc	W	d16 = imm	4	cc	4	Counter	Branch																				Boolean		X N Z V C
		counter =	10	false	12	true	NA	no																			If cc true, then NOP else Dn - 1 → Dn, If Dn ≠ -1, then PC + disp → PC		
DIVS	W	d = Dn	2	<158	2	<162	2	<162	2	<162	2	<164	4	<166	4	<168	4	<166	4	<170	4	<166	4	<168	4	<162	Dn2s16 → Dn(r : q)		- * * * 0
DIVU	W	d = Dn	2	<140	2	<144	2	<144	2	<144	2	<146	4	<148	4	<150	4	<148	4	<152	4	<148	4	<150	4	<144	Dn2s16 → Dn(r : q)		- * * * 0
EOR	BW	d = Dn	2	4	2	12	2	12	2	12	2	14	4	16	4	18	4	16	6	20	6	20	4	16	4	20	d ⊕ Dn → d		- * * 0 0
EORI	L	s = Dn	2	8	2	16	2	16	2	16	2	18	4	20	4	22	4	20	6	24	4	20	4	22	4	24	d ⊕ # → d		- * * 0 0
EORI	BW	s = imm	4	8	4	16	4	16	4	16	4	18	6	20	6	22	6	20	8	24	6	20	8	24	6	24	s ⊕ CCR → CCR		- * * * *
EORI	L	s = imm	6	16	6	28	6	28	6	28	6	30	8	32	8	34	8	32	10	36	8	32	10	36	8	36	s ⊕ SR → SR		- * * * *
EORI CCR	B	d =	2	6	2	6	2	6	2	6	2	6	2	6	2	6	2	6	2	6	2	6	2	6	2	6	s ⊕ # → d		- * * * *
EORI SR	W	s = imm	2	6	2	6	2	6	2	6	2	6	2	6	2	6	2	6	2	6	2	6	2	6	2	6	s ⊕ SR → SR		- * * * *
EXG	L	d =	2	6	2	6	2	6	2	6	2	6	2	6	2	6	2	6	2	6	2	6	2	6	2	6	s ↔ d		- * * * *
EXT	W	d =	2	4	2	4	2	4	2	4	2	4	2	4	2	4	2	4	2	4	2	4	2	4	2	4	bit 7 → bits 15 : 8		- * * 0 0
ILLEGAL	L	d =	2	4	2	4	2	4	2	4	2	4	2	4	2	4	2	4	2	4	2	4	2	4	2	4	bit 15 → bits 31 : 16		- * * 0 0
JMP	W	d =	2	34	2	34	2	34	2	34	2	34	2	34	2	34	2	34	2	34	2	34	2	34	2	34	PC → -(SSP), SR → -(SSP), (illegal vector) → PC		- * * * *
JSR	W	d =	2	34	2	34	2	34	2	34	2	34	2	34	2	34	2	34	2	34	2	34	2	34	2	34	d → PC		- * * * *
LEA	L	d = An	2	4	2	4	2	4	2	4	2	4	2	4	2	4	2	4	2	4	2	4	2	4	2	4	PC → -(SP), d → PC		- * * * *
LINK	L	d16 = imm	4	16	4	16	4	16	4	16	4	16	4	16	4	16	4	16	4	16	4	16	4	16	4	16	s → An		- * * * *
LSL, LSR	BW	count = Dn	2	6 + 2n	2	6 + 2n	2	6 + 2n	2	6 + 2n	2	6 + 2n	2	6 + 2n	2	6 + 2n	2	6 + 2n	2	6 + 2n	2	6 + 2n	2	6 + 2n	2	6 + 2n	An → -(SP), SP → An, SP + disp → SP		- * * * *
Memory	L	count = #1-8	2	8 + 2n	2	8 + 2n	2	8 + 2n	2	8 + 2n	2	8 + 2n	2	8 + 2n	2	8 + 2n	2	8 + 2n	2	8 + 2n	2	8 + 2n	2	8 + 2n	2	8 + 2n	C ← 0 X ← Left C ← Right		- * * * *
Memory	W	count = 1	2	8 + 2n	2	8 + 2n	2	8 + 2n	2	8 + 2n	2	8 + 2n	2	8 + 2n	2	8 + 2n	2	8 + 2n	2	8 + 2n	2	8 + 2n	2	8 + 2n	2	8 + 2n	C ← 0 X ← Left C ← Right		- * * * *

Mnemonic	Size	Address Mode	Dn		An		(An)		(An) +		-(An)		d16(An)		d8(An, Xn)		Abs.W		Abs.L		d16(PC)		d8(PC, Xn)		s = Immed d = SR/CC		Opcode Bit Pattern				Condition Codes XNZVC
			#	~	#	~	#	~	#	~	#	~	#	~	#	~	#	~	#	~	#	~	#	~	#	~	1111 11	5432 1098 7654 3210	Boolean		
MOVEQ	L	s = imm8	2	4	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	0111 DDD0 QQQQ QQQQ	# → Dn	---			
MULS	W	d = Dn	2	<70	2	<74	2	<76	2	<74	2	<76	4	<78	4	<80	4	<78	6	<82	4	<78	4	<80	4	<74	1100 DDD1 11ee eeee	Dn × s → Dn	---		
MULLU	W	d = Dn	2	<70	2	<74	2	<76	2	<74	2	<76	4	<78	4	<80	4	<78	6	<82	4	<78	4	<80	4	<74	1100 DDD0 11ee eeee	Dn × s → Dn	---		
NBCD	B	d = Dn	2	6	2	12	2	14	2	12	2	14	4	16	4	18	4	16	4	16	6	20	4	16	4	0100 1000 00EE EEEE	0 → d10 → X → d	---			
NEG	BW	d = Dn	2	4	2	12	2	14	2	12	2	14	4	16	4	18	4	16	4	20	4	16	4	16	4	0100 0100 SSEE EEEE	0 → d → d	---			
NEGX	L	d = Dn	2	4	2	12	2	14	2	12	2	14	4	16	4	18	4	16	6	20	4	16	4	16	4	0100 0000 SSEE EEEE	0 → d → X → d	---			
NOP	L	d = Dn	2	6	2	20	2	22	2	20	2	22	4	24	4	26	4	24	4	24	6	28	4	24	4	0100 0000 SSEE EEEE	none	---			
NOT	BW	d = Dn	2	4	2	12	2	14	2	12	2	14	4	16	4	18	4	16	6	20	4	16	4	16	4	0100 1110 0111 0001	'd' → d	---			
OR	L	d = Dn	2	6	2	20	2	22	2	20	2	22	4	24	4	26	4	24	6	28	4	24	4	24	4	1000 DDD1 SSEE EEEE	d < or > Dn → d	---			
	BW	s = Dn	2	4	2	8	2	10	2	8	2	10	4	12	4	14	4	12	6	16	4	12	4	14	4	1000 DDD0 SSee eeee	Dn < or > s → Dn	---			
	L	s = Dn	2	8	2	20	2	22	2	20	2	22	4	24	4	26	4	24	6	28	4	18	4	20	6	1000 DDD1 10EE EEEE	d < or > Dn → d	---			
	L	d = Dn	2	8	2	14	2	16	2	14	2	16	4	18	4	20	4	18	6	22	4	18	4	20	6	1000 DDD0 10ee eeee	Dn < or > s → Dn	---			
ORI	BW	s = imm	2	4	4	16	4	18	4	16	4	18	6	20	6	22	6	20	8	24	4	18	4	20	6	0000 0000 SSEE EEEE	d < or > # → D	---			
	L	s = imm	2	6	6	28	6	30	6	28	6	30	8	32	8	34	8	32	10	36	4	20	4	20	4	0000 0000 0011 1100	s < or > CCR → CCR	---			
ORICCR	B	s = imm8	2	4	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	0000 0000 0111 1100	s < or > SR → SR	---			
ORISR	W	s = imm	2	12	2	12	2	12	2	12	2	12	4	16	4	20	4	16	6	20	4	16	4	20	4	0100 1000 01ee eeee	address of d → - (SP)	---			
PEA	L	d = Dn	2	132	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	0100 1110 0111 0000	assert RESET pin	---			
ROL, ROR	BW	count = Dn	2	6+2n	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	1110 rrrf SS11 10DD	Right n	---			
	L	count = #1-8	2	6+2n	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	1110 QQQf SS01 10DD	Left n	---			
	L	count = Dn	2	8+2n	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	1110 rrrf 1011 10DD	Right n	---			
	L	count = #1-8	2	8+2n	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	1110 QQQf 1001 10DD	Left n	---			
Memory	W	count = 1	2	8+2n	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	1110 QQQf 1001 10DD	Right n	---			
ROXL, ROXR	BW	count = Dn	2	6+2n	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	1110 rrrf SS11 0DDD	Right n	---			
	L	count = #1-8	2	6+2n	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	1110 QQQf SS01 0DDD	Left n	---			
	L	count = Dn	2	8+2n	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	1110 rrrf 1011 0DDD	Right n	---			
	L	count = #1-8	2	8+2n	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	1110 QQQf 1001 0DDD	Left n	---			
Memory	W	count = 1	2	8+2n	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	1110 010f 11EE EEEE	(SP) + → SR, (SP) + → PC	---			
RTE	W	count = 1	2	20	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	0100 1110 0111 0011	(SP) + → CC, (SP) + → PC	---			
RTR	W	count = 1	2	20	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	0100 1110 0111 0111	(SP) + → PC	---			
RTS	W	count = 1	2	16	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	0100 1110 0111 0101	(SP) + → PC	---			

Instruction	OpCode	OpCode Bit Pattern	Condition Code	Operation
SBCD	B	s = Dn d =	2 6	d10 ← s10 - X → d
Scc	B	s = (An) d =	2 18	If cc true, then 1s → d
	B	cc = True d =	2 14	else 0s → d
STOP	B	cc = False d =	2 14	# → SR, wait for interrupt
	W			
SUB	B/W	s = Dn d =	2 14	d ← Dn → d
	B/W	s = Dn d =	2 10	Dn ← s → Dn
L	B	s = Dn d =	2 22	d ← Dn → d
	L	s = Dn d =	2 16	Dn ← s → Dn
SUBA	W	d = An s =	2 14	An ← s → An
	L	d = An s =	2 16	
SUBI	B/W	s = imm d =	2 4	d ← # → d
	L	s = imm d =	2 6	
SUBQ	B/W	s = imm3 d =	2 4	d ← # → d
	L	s = imm3 d =	2 8	
SUBX	B/W	s = Dn d =	2 2	d ← s - X → d
	L	s = Dn d =	2 8	
SWAP	W	s = (An) d =	2 18	
	B	s = (An) d =	2 30	
TAS	W	d =	2 4	Dn(31:16) ←→ Dn(15:0)
	B	vector = #0-15 d =	2 4	test d → CC, 1 → bit 7 of d
TRAP	W	d =	2 4	PC → - (SSP), SR → - (SSP)
	B	vector = #0-15 d =	2 38	(1 of 16 trap vectors) → PC
TRAPV	W	d =	2 4	If V = 1, then PC → - (SSP)
	B	d =	2 4	SR → - (SSP), (TRAPV vector) → PC, else NOP
TST	B/W	d =	2 4	test d → CC
	L	d =	2 4	An → SP, (SP) + → An
UNLK	B/W	d =	2 4	
	L	d =	2 12	

General Notes:

- * Word Only
- # Number of Bytes in Instruction
- ~ Execution Time in Clock Periods
- s Source (s10 = base 10 operand)
- d Destination (d10 = base 10 operand)
- < Value is Maximum Number
- Complement (invert)
- dg 8-Bit Displacement
- d16 16-Bit Displacement
- Imm Immediate Data
- Imm3 Immediate Data, 3 Bits
- Imm8 Immediate Data, 8 Bits


Opcode Bit Pattern Codes:

- A Address Register Number
- C Test Condition
- D Data Register Number
- E Destination Effective Address
- e Source Effective Address
- f Direction: 0 = Right, 1 = Left
- M Destination EA Mode
- P Displacement
- Q Quick Immediate Data
- R Destination Register
- r Source Register
- S Size: 00 = Byte, 01 = Word, 10 = Long
- V Vector Number
- XX Move size: 01 = Byte, 11 = Word

Condition Code Notation:

- * Set according to result of operation.
- Not affected by operation.
- 0 Cleared
- 1 Set
- U Undefined after operation.

Status Register





*Denotes reserved bits, read only as "0".


Interrupt Encoding

Priority	IPL2/I0 Control Lines	Requested Interrupt Level	Status Reg. Int. Mask I2/I1/I0	Recognized Interrupt Level
Highest	LLL	7	111	7
•	LLH	6	110	7
•	LHL	5	101	6,7
•	LHH	4	100	5-7
•	HLL	3	011	4-7
•	HLH	2	010	3-7
•	HHL	1	001	2-7
Lowest	HHH	None	000	1-7


Instruction Operation Word General Format



Single-Effective-Address Instruction Operation Word



Double-Effective-Address Instruction Operation Word




Reference Classification


Function Code Output			Reference Class
FC2	FC1	FC0	
0	0	0	(Unassigned)
0	0	1	User Data
0	1	0	User Program
0	1	1	(Unassigned)

Function Code Output			Reference Class
FC2	FC1	FC0	
1	0	0	(Unassigned)
1	0	1	Supervisor Data
1	1	0	Supervisor Program
1	1	1	Interrupt Acknowledge

Exception Vector Format




Peripheral Vector Number Format




Where

- v7 is the MSB of the Vector Number
- v0 is the LSB of the Vector Number

Address Translated from 8-Bit Vector Number



Supervisor Stack Format



R/W (read/write): write = 0, read = 1

I/N (instruction/not): instruction = 0, not = 1

Exception Grouping and Priority

Group	Exception	Processing
0	Reset Address Error Bus Error	Exception processing begins within two clock cycles. (Highest priority)
1	Trace Interrupt Illegal Privilege	Exception processing begins before the next instruction.
2	TRAP, TRAPV, CHK Zero Divide	Exception processing is started by normal instruction execution. (Lowest priority)

Exception Vector Assignment

Vector Number(s)	Address			Assignment
	Dec	Hex	Space ⁶	
0	0	000	SP	Reset: Initial SSP ²
1	4	004	SP	Reset: Initial PC ²
2	8	008	SD	Bus Error
3	12	00C	SD	Address Error
4	16	010	SD	Illegal Instruction
5	20	014	SD	Zero Divide
6	24	018	SD	CHK Instruction
7	28	01C	SD	TRAPV Instruction
8	32	020	SD	Privilege Violation
9	36	024	SD	Trace
10	40	028	SD	Line 1010 Emulator
11	44	02C	SD	Line 1111 Emulator
12 ¹	48	030	SD	(Unassigned, Reserved)
13 ¹	52	034	SD	(Unassigned, Reserved)
14	56	038	SD	Format Error ⁵
15	60	03C	SD	Uninitialized Interrupt Vector
16-23 ¹	64	040	SD	(Unassigned, Reserved)
	95	05F		—
24	96	060	SD	Spurious Interrupt ³
25	100	064	SD	Level 1 Interrupt Autovector
26	104	068	SD	Level 2 Interrupt Autovector
27	108	06C	SD	Level 3 Interrupt Autovector
28	112	070	SD	Level 4 Interrupt Autovector
29	116	074	SD	Level 5 Interrupt Autovector
30	120	078	SD	Level 6 Interrupt Autovector
31	124	07C	SD	Level 7 Interrupt Autovector
32-47	128	080	SD	TRAP Instruction Vectors ⁴
	191	0BF		
48-63 ¹	192	0C0	SD	(Unassigned, Reserved)
	255	0FF		—
64-255	256	100	SD	User Interrupt Vectors
	1023	3FF		—

NOTES:

- Vector numbers 12, 13, 16 through 23, and 48 through 63 are reserved for future enhancements by Motorola. No user peripheral devices should be assigned these numbers.
- Reset vector (0) requires four words, unlike the other vectors which only require two words, and is located in the supervisor program space.
- The spurious interrupt vector is taken when there is a bus error indication during interrupt processing.
- Trap #n uses vector number 32 + n.
- MC68010/MC68012 only.
This vector is unassigned, reserved on the MC68000, and MC68008.
- SP denotes supervisor program space, and SD denotes supervisor data space.

Exception Processing Execution Times

Exception	Periods
Address Error	50(4/7)
Bus Error	50(4/7)
CHK Instruction	40(4/3) +
Divide by Zero	38(4/3) +
Illegal Instruction	34(4/3)
Interrupt	44(5/3)*
Privilege Violation	34(4/3)
RESET**	40(6/0)
Trace	34(4/3)
TRAP Instruction	34(4/3)
TRAPV Instruction	34(5/3)

+ Add effective address calculation time.

*The interrupt acknowledge cycle is assumed to take four clock periods.


**Indicates the time from when RESET and HALT are first sampled as negated to when instruction execution starts.

Conditional Tests

Mnemonic	Condition	Encoding	Test
T	true	0000	1
F	false	0001	0
HI	high	0010	$\overline{C \cdot Z}$
LS	low or same	0011	$C + Z$
CC(HS)	carry clear	0100	\overline{C}
CS(LO)	carry set	0101	C
NE	not equal	0110	\overline{Z}
EQ	equal	0111	Z
VC	overflow clear	1000	\overline{V}
VS	overflow set	1001	V
PL	plus	1010	\overline{N}
MI	minus	1011	N
GE	greater or equal	1100	$N \cdot V + \overline{N} \cdot \overline{V}$
LT	less than	1101	$N \cdot \overline{V} + \overline{N} \cdot V$
GT	greater than	1110	$N \cdot V \cdot \overline{Z} + \overline{N} \cdot \overline{V} \cdot Z$
LE	less or equal	1111	$Z + N \cdot \overline{V} + \overline{N} \cdot V$

Pin Assignments

64-Pin Dual-in-Line Package




Operation Code Map


Bits 15 through 12	Operation	Bits 15 through 12	Operation
0000	Bit Manipulation/MOVEP/Immediate	1000	OR/DIV/SBCD
0001	Move Byte	1001	SUB/SUBX
0010	Move Long	1010	(Unassigned)
0011	Move Word	1011	CMP/EOR
0100	Miscellaneous	1100	AND/MUL/ABCD/EXG
0101	ADDQ/SUBQ/ScC/DBcc	1101	ADD/ADDX
0110	Bcc/BSR	1110	Shift/Rotate
0111	MOVEQ	1111	(Unassigned)

Pin Assignments

68-Pin Grid Array



68-Terminal Chip Carrier





MOTOROLA

MC68000

Powers of 16, Powers of 2

16 ^m m =	2 ⁿ n =	Value
0	0	1
	1	2
	2	4
	3	8
1	4	16
	5	32
	6	64
	7	128
2	8	256
	9	512
	10	1,024
	11	2,048
3	12	4,096
	13	8,192
	14	16,384
	15	32,768

16 ^m m =	2 ⁿ n =	Value
4	16	65,536
	17	131,072
	18	262,144
	19	524,288
5	20	1,048,576
	21	2,097,152
	22	4,194,304
	23	8,388,608
6	24	16,777,216
	25	33,554,432
	26	67,108,864
	27	134,217,728
7	28	268,435,456
	29	536,870,912
	30	1,073,741,824
	31	2,147,483,648
8	32	4,294,967,296

ASCII Character Set (7-Bit Code)								
MS Dig.	0	1	2	3	4	5	6	7
LS Dig.	0	1	2	3	4	5	6	7
0	NUL	DLE	SP	0	@	P	'	p
1	SOH	DC1	!	1	A	Q	a	q
2	STX	DC2	"	2	B	R	b	r
3	ETX	DC3	#	3	C	S	c	s
4	EOT	DC4	\$	4	D	T	d	t
5	ENQ	NAK	%	5	E	U	e	u
6	ACK	SYN	&	6	F	V	f	v
7	BEL	ETB	'	7	G	W	g	w
8	BS	CAN	(8	H	X	h	x
9	HT	EM)	9	I	Y	i	y
A	LF	SUB	*	:	J	Z	j	z
B	VT	ESC	+	;	K	[k	{
C	FF	FS	,	<	L	\	l	
D	CR	GS	-	=	M]	m	~
E	SO	RS	.	>	N	^	n	~
F	SI	US	/	?	O	_	o	DEL

Hexadecimal and Decimal Conversion

How to use:

Conversion to Decimal: Find the decimal weights for corresponding hexadecimal characters beginning with the least significant character. The sum of the decimal weights is the decimal value of the hexadecimal number.

Conversion to Hexadecimal: Find the highest decimal value in the table which is lower than or equal to the decimal number to be converted. The corresponding hexadecimal character is the most significant. Subtract the decimal value found from the decimal number to be converted. With the difference repeat the process to find subsequent hexadecimal characters.

23	Byte		16	15	Byte		8	7	Byte		0						
23	Char	20	19	Char	16	15	Char	12	11	Char	8	7	Char	4	3	Char	0
Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1,048,576	1	65,536	1	4,096	1	256	1	16	1	1	1	1	1	1	1	1
2	2,097,152	2	131,072	2	8,192	2	512	2	32	2	2	2	2	2	2	2	2
3	3,145,728	3	196,608	3	12,288	3	768	3	48	3	3	3	3	3	3	3	3
4	4,194,304	4	262,144	4	16,384	4	1024	4	64	4	4	4	4	4	4	4	4
5	5,242,880	5	327,680	5	20,480	5	1280	5	80	5	5	5	5	5	5	5	5
6	6,291,456	6	393,216	6	24,576	6	1536	6	96	6	6	6	6	6	6	6	6
7	7,340,032	7	458,752	7	28,672	7	1792	7	112	7	7	7	7	7	7	7	7
8	8,388,608	8	524,288	8	32,768	8	2048	8	128	8	8	8	8	8	8	8	8
9	9,437,184	9	589,824	9	36,864	9	2304	9	144	9	9	9	9	9	9	9	9
A	10,485,760	A	655,360	A	40,960	A	2560	A	160	A	A	A	A	A	A	A	A
B	11,534,336	B	720,896	B	45,056	B	2816	B	176	B	B	B	B	B	B	B	B
C	12,582,912	C	786,432	C	49,152	C	3072	C	192	C	C	C	C	C	C	C	C
D	13,631,488	D	851,968	D	53,248	D	3328	D	208	D	D	D	D	D	D	D	D
E	14,680,064	E	917,504	E	57,344	E	3584	E	224	E	E	E	E	E	E	E	E
F	15,728,640	F	983,040	F	61,440	F	3840	F	240	F	F	F	F	F	F	F	F

Motorola reserves the right to make changes to this product. Although this information has been carefully reviewed and is believed to be reliable, Motorola does not assume any liability arising out of its use.