



Wireless Interface Circuit For High-temperature Applications Using SOI MOS Varactor

Yunli He

Advisor

Dr. Steven L. Garverick

Committee

Dr. Frank L. Merat

Dr. Wen H. Ko

01/22/2003

1




Outline

- Introduction
- Digital Telemetry
- High-temperature Transmitter Design
- Transmitter Measurement and Results
- Receiver Pre-Amplifier Design and Test Results
- Conclusions and future work
- Acknowledgements

01/22/2003

2




Yunli He

Introduction

01/22/2003

3



Introduction

Yunli He

Motivation

- Critical to harsh environment systems
- Applications
 - Automotive electronic systems
 - Aircraft industry and space programs
 - Geothermal and well logging

01/22/2003


4



SOI Technology

- Reduces leakage current by isolating devices using dielectric materials
- Peregrine UTSi® SOS technology was chosen in this project to work up to 300°C

UTSi CMOS Transistors



†: www.peregrine-semi.com

01/22/2003

5




Objectives

- Design a high-temperature FSK transmitter with a tunnel diode and a planar loop antenna
- Test FSK transmitter with varactor
- Test FSK transmitter with SOI MOSFET varactor
- Design and test a receiver pre-amplifier to detect a very weak signal at 27 MHz

01/22/2003


6



Yunli He

Digital Telemetry

01/22/2003 7



Digital Telemetry Yunli He

Digital Telemetry


- Carrier frequency
 - ISM band $27.12 \text{ MHz} \pm 163 \text{ kHz}$
- Antenna design
 - Inductively-coupled planar loop antenna implemented on PCB
- Modulation technique
 - ASK, PSK and FSK

01/22/2003 8



BFSK vs. BPSK

- BFSK vs. BPSK



	BFSK	BPSK
BER	$P_{e,BFSK} = Q\left(\sqrt{\frac{E_b}{N_0}}\right)$	$P_{e,BPSK} = Q\left(\sqrt{\frac{2E_b}{N_0}}\right)$
Spectral Efficiency	$BW = 2f_b + \Delta f$	$BW = 2f_b$
Power Efficiency	Good	Poor

where
 E_b is bit energy,
 N_0 is noise/bit,
 f_b is bit rate,
 $\Delta f = f_1 - f_0$

01/22/2003

9




High-temperature Transmitter Design

01/22/2003

10

Transmitter Architecture



01/22/2003

11


Tunnel Diode Oscillator

- Bias point
 - Negative resistance region
- Start-up condition

$$\frac{R_1}{R_1^2 + \omega^2 L_1^2} < g_d$$



- Oscillation frequency

$$f = \frac{1}{2\pi} \sqrt{\frac{1}{L(C_1 + C_{id})} - \frac{R_1^2}{L_1^2}}$$



01/22/2003

12






Planar Spiral Loop Antenna

The inductance was studied and three expressions are used as reference in this project

Expression	Value	From
$L \approx \frac{45\mu_0 n^2 a^2}{22r - 14a}$	237 nH	<i>The Design of CMOS Radio-Frequency Integrated Circuits</i> by Thomas H. Lee
$L_{msw} = K_1 \mu_0 \frac{n^2 d_{avg}}{1 + K_2 \rho}$	198 nH	<i>Simple Accurate Expressions for Planar Spiral Inductances</i> by Mohan, S.S. etc.
$L = 0.0241an^3 \log \frac{8a}{c} (\mu H)$	305 nH	<i>Printed Circuits: Their Design and Application</i> by Dukes, J.M.C.



where
 n is the number of turns,
 a is the mean radius,
 d_{avg} is the mean diameter,
 $2r$ is the outmost diameter,
 ρ is the fill ratio, given by $\rho = \frac{d_{in} - d_o}{d_{in} + d_o}$
 c is the radical depth of winding
 $c = \frac{1}{2}(d_{in} - d_o)$

01/22/2003


15




Tunnel Diode

- Germanium tunnel diode 1N4397 from American Microsemiconductor Inc.

$V(f)$ at I_{peak}	690 mV
I_{peak} Max.	2.2 mA
I_{peak} Tolerance	0.22 mA
V_p at I_{peak}	80 mV
V_v at I_{valley}	510 mV
I_{peak} / I_{valley}	2.5
$I(f)$ Max.	4.5 mA
$r(s)$ Max.	2 ohm
$C(t)$ Max.	200 pF
$T(operating)$ Max.	200 °C



- A 3-region model was used



$$I_1 = I_p e^{-\frac{V_{pp}}{V_{ti}}} e^{\left(\frac{V(\%IN + \%IN-) - V_{ti}}{V_{ti}}\right)}$$

$$I_2 = I_p V(\%IN + \%IN-) e^{\left(\left(1 - \frac{V(\%IN + \%IN-)}{V_p}\right) + 0.8\right)}$$

$$I_3 = I_v \frac{V(\%IN + \%IN-)}{V_v} e^{(V(\%IN + \%IN-) - V_v)}$$

01/22/2003


16



Tunnel Diode Oscillator

Parameters

Description	Equation	Value
g_d	$-g_d = \frac{\Delta I}{\Delta V}$	7 mA/V
L1	$L_{nw} = K_1 \mu_0 \frac{n^2 d_{wg}}{1 + K_2 \rho}$	200 nH
Ctd	-	170 nH



Operating Conditions

Conditions	Equation	Value
DC bias	$R_1 < \frac{1}{g_d}$	$R_1 < 140 \text{ ohm}$
Start-up	$\frac{R_1}{R_1^2 + \omega^2 L_1^2} < g_d$	Yes
Resonance frequency	$f = \frac{1}{2\pi} \sqrt{\frac{1}{L(C_1 + C_d)} - \frac{R_1^2}{L_1^2}}$	27.31 MHz

01/22/2003

17



FSK-Modulated Transmitter


- SOI PL transistor is used

$$C_{inversion} = W \cdot L \cdot C_{ox} = W \cdot L \cdot \frac{\epsilon_{ox}}{t_{ox}}$$

$$C_{depletion} = L(C_{gs0} + C_{gd0})$$

- $f_{high} - f_{low} \geq 2 f_b$

t_{ox}	10.5 nm	
W	120 μm	
L	50 μm	
C_{gs0}, C_{gd0}	$3.6 \times 10^{-10} \text{ F/m}$	
	Calculation	Simulation
$C_{inversion}$	19.98 pF	19.72 pF
$C_{depletion}$	36 fF	87 fF



01/22/2003

18




Channel Resistance

- R_{out} includes the channel resistance from PMOS and output resistance from the buffer
- The buffer resistance was designed very small by increasing W/L ratio
- The channel resistance R_{mg} is dominant to impact the circuit

$$Y = \frac{1}{j\omega L_1} - g_d + j\omega C_{id} + \frac{1}{R_{out} + \frac{1}{j\omega C_{mg}}}$$

$$\text{Im}\{Y\} \cong \frac{1}{j\omega L_1} + j\omega C_{id} + j\omega C_{mg}, \text{ if } \omega^2 R_2^2 C_{mg}^2 \ll 1$$

$$\text{Im}\{Y\} \cong \frac{1}{j\omega L_1} + j\omega C_{id} + \frac{j\omega C_{mg}}{3}, \text{ when } W/L=120/50=2.4, f=27\text{MHz}$$



01/22/2003

19



Buffer Design

- Objectives
 - Fast transition for both PMOS and NMOS
 - Low output impedance for PMOS
- Transition time must $\ll (125 \text{ kbps})^{-1}$

$$\tau_p = \frac{C}{\left(\frac{W}{L} u_p C_{ox} (|V_{gs}| - |V_{TP}|) \right)}$$

- Four-stage non-inverter buffer design



01/22/2003

20



Complete Transmitter Design

- Two SOI PMOS capacitors reduce the size of the driving buffer, but no impact on the effective capacitance




01/22/2003

21



Simulation of Transition Time

- Falling edge takes longer on settling the buffer output
- Both falling and rising edge have clear roll-off
- The roll-off at falling edge results from small size of buffer NMOS
- The roll-off at rising edge results from channel resistance
- Transition time $\ll 10\%$ of bit period ($0.8\mu\text{s}$)




01/22/2003

22



Transmitter PCB Design

- PCB can be used with either SOI die or PN varactor
- SMT components were used to reduce the parasitic effect
- The space inside 2-turn loop was utilized to reduce the size
- The unused copper was removed to reduce eddy current



01/22/2003

23




Transmitter Measurements and Results

01/22/2003

24

Tunnel Diode Oscillator Measurement





- The measurement was done by HP54615B Oscilloscope
- The voltage oscillated around the bias point, 0.21V
- The peak-to-peak voltage is 320mV

01/22/2003

25

Tunnel Diode Oscillator Test Result

- Linearity $L_1(C_1 + C_{td}) = \frac{1}{\omega^2} \Rightarrow \frac{1}{\omega^2} = L_1 C_1 + L_1 C_{td}$
- The inductance of 2-turn 2-cm square loop antenna is 218 nH
- The junction capacitance of tunnel diode is 68 pF




01/22/2003

26



Measurement of FSK Transmitter using Si PN Varactor

- Verify the feasibility of FSK modulator concept and PCB design



01/22/2003

27



Frequency Spacing vs. Capacitance Difference

- The relationship between frequency spacing and capacitance difference @ 27 MHz

$$\frac{df}{dc} = -\frac{f}{2C} = -78\text{kHz} / \text{pF}$$

- Bit rate 125 kbps and FSK modulator requires

$$\Delta f \geq 2f_b, 250\text{kHz}$$


- 3pF capacitance difference are required to provide 250 kHz

01/22/2003

28

Measurement Results

The characteristics of Zetex 933 varactor




01/22/2003

29

Schematic of FSK Transmitter using SOI IC

- Same PCB is re-configured




01/22/2003

30

High-temperature transmitter test
Yunli He

Measurement Setup

- Twisted pairs of wires / shielded wires are used




Transmitter with SOI D8740

01/22/2003
31

High-temperature transmitter test
Yunli He

Measurement Results – DC input


- The circuit was tuned to 27.04MHz when the digital input is low
- PMOS capacitance from simulation is 7.5pF @ 27 MHz
- The calculated frequency spacing 410 kHz vs. the measured, 230kHz



01/22/2003
32



Measurement Results – 125 kbps Input 62.5 kHz Modulation Signal




01/22/2003

33




Coupling Factor

Distance (cm)	Measured Power @ 4395A (dBm)	Induced Voltage (μV , rms)	Calculated k
		$10^{\frac{\text{power (dBm)}}{10}} \cdot R \cdot 1mW$	$\frac{V_2}{V_1} \sqrt{\frac{L_1}{L_2}}$
5	-71.4	60.0	2.6×10^{-4}
10	-77.9	28.5	1.2×10^{-4}
20	-90.5	6.7	2.9×10^{-5}
30	-98.4	2.7	1.2×10^{-5}



- The coupling factor degrades exponentially with distance



01/22/2003

34



Receiver Pre-Amplifier Design and Test Results

01/22/2003


35



Coupling Impact

- GMI project targets 1-m distance
- The coupling co-efficient k is 1×10^{-6}
- No impedance impact between transmitter and receiver

$$Z_1 = \frac{V_1}{I_1} = j\omega L_1 + \frac{\omega^2 k^2 L_1 L_2}{j\omega L_2 + Z_L}$$
$$\approx j\omega L_1, \text{ if } k = 1 \times 10^{-6}$$




01/22/2003

36



Receiver Antenna

- A commercial ISM 27MHz antenna was selected in receiver design
- A model derived from measurement of its characteristics by
 - Using Anritsu MS4623B Vector Network Measurement System
 - Using Agilent 4395A Network Analyzer






01/22/2003

37




Antenna Model – Agilent 4395A



01/22/2003

38



Receiver pre-amplifier design

Yunli He

Antenna Model – Agilent 4395A (Cont')

- The transfer function


$$H(\omega) \cong \frac{R_1}{R_1 + R_2 + \frac{1}{j\omega C_s} + \frac{1}{j\omega C_p + \frac{1}{j\omega L_a + \frac{1}{R_p}}}}$$

- When L_a resonates with C_p , $H(\omega)$ is minimum $H(\omega) \cong \frac{R_1}{R_p}$
- When L_a resonates with C_p and C_s , $H(\omega)$ is maximum $H(\omega) \cong \frac{1}{2}$

C_s	1.81 pF
C_p	18.4 pF
L_a	1.71 uH
R_s	4.27 ohm

01/22/2003

39




Receiver pre-amplifier design


Yunli He

The Simulated Impedance vs. The Measured Impedance

Impedance simulated
from the estimated model



Impedance measured from
Anritsu MS4623B VNA



01/22/2003

40

Receiver pre-amplifier design
Yunli He

First-stage, Pre-Amplifier Design

- Cascode configuration improves the output impedance
- The derived antenna model and Zetex BFS17N were applied

01/22/2003
41

Receiver pre-amplifier design
Yunli He


SNR and Output Impedance

- $Q \approx 57$
- $SNR \approx 3$
- $R_{out} \approx 4.7 \text{ kohm}$
- Bandwidth 450 kHz

01/22/2003
42



Receiver Pre-Amplifier Schematic




- JFET 1N5457 is used to generate reference current
- Emitter resistors are used to better match for current-mirror
- L8 is used smaller and C7 is used to tune the 2nd-stage

01/22/2003

43



Receiver Pre-Amplifier Test Setup




01/22/2003

44



Tuning and Gain



01/22/2003

45



Conclusions

- The high-temperature transmitter was designed, fabricated and tested
- The inductance of 2-turn, 2-cm square loop antenna was measured
- The parameters of tunnel diode was measured
- The FSK scheme was tested with Si PN varactor and SOI PMOS varactor
- The coupling factor as a function of distance was measured
- The receiver pre-amplifier was designed and fabricated and further measurement will be continued by a senior project

01/22/2003

46



Future Work

- Channel and gate resistance should be minimized
- The size of PMOS and NMOS should be comparable
- The pad for PMOS gate could be digital input pad to reduce the connection when testing transmitter alone
- Ground connection in PCB should be well considered
- A multi-turn loop antenna is worth to try to increase its radiation efficiency
- High-temperature PCB material and discrete components should be explored, or convert them to on-chip devices
- High-temperature transmitter test should be done
- The integration of A/D converter, decimation filter and transmitter should be done
- The entire work should be converted to SiC technology for higher temperature

01/22/2003

47



Acknowledgements

- Dr. Steven L. Garverick
- Dr. Frank L. Merat
- Dr. Wen H. Ko
- Dr. Darrin Young
- Mixed-Signal IC Design Group
- Yuandao Zhang
- Shubin Yu
- Michael Suster

01/22/2003

48