


basic transistor characteristics



rules for biasing

1. stay in linear region away from boundaries
2. maintain the Q-point at a constant value for the temperature range of interest
3. minimize the effects of leakage current
4. minimize transistor-to-transistor variations

BOWICK, RF CIRCUIT DESIGN

"in most r.f. amplifier designs, unfortunately, very little thought is ever given to the design of bias networks for the individual transistors involved. For room temperature only no problem for reliable and specified operation (gain, NF, etc.); over large temperature extremes the dc bias network MUST be carefully considered."


transistor parameters that are temperature dependent

V_{BE} decreases at $2.5 \text{ mV}/^\circ\text{C}$

β increases at $\frac{1}{2} \% / ^\circ\text{C}$

I_{co} increases at $4 \% / ^\circ\text{C}$

How do we prevent temperature problems - emitter stabilization



Note : ① As V_{BE} decreases

$$I_B = \frac{V_{CC} - V_{BE}}{R_B} \text{ increases} \Rightarrow I_C \text{ increases}$$

further heating
the transistor


② As β increases, I_C increases

③ As I_{CO} increases, I_C increases


I_{CO} is the current that flows thru the collector with the emitter open and is called The CB leakage current. Small, typically $0.001 - 0.1 \mu\text{A}$ for low power silicon transistors. Usually modeled as a small current generator.

How do we bias for constant I_E ?

1. Thevenize the bias circuit




2. Add I_{CO} generator



do "fee" model of circuit

the "fee" model is a large circuit model



$$I_E = (I_B + I_{C0}) + \beta(I_B + I_{C0})$$

two unknowns I_B, I_E

get second equation from bias loop

$$V_T - I_B R_T - V_{BE} - I_E R_E = 0 \quad \text{KVL}$$

solve simultaneously. $I_B = \frac{V_T - V_{BE} - (\beta+1) R_E I_{C0}}{(\beta+1) R_E + R_T}$

$$I_E = (\beta+1) I_B$$

$$= \frac{(\beta+1)(V_T - V_{BE}) - (\beta+1)^2 R_E I_{C0}}{(\beta+1) R_E + R_T}$$


how to make independent of temperature

MAKE SECOND TERM SMALL

i.e. $(\beta+1) R_E \gg R_T$

this is the stability criteria (actually from $\frac{\partial I_E}{\partial I_{C0}}$)

Example:



① from data sheets

$$\beta = 50$$

$$V_{CE} = 5 \text{ VOLTS}$$

$$I_c = 10 \text{ mA}$$

$$P_d = V_{CE} I_c = 50 \text{ mW}$$

② PICK $I_c R_E = 2 \text{ VOLTS}$ (A GOOD NUMBER!)

so input does not reverse bias V_{BE}

$$R_E = \frac{2 \text{ VOLTS}}{I_c} = \frac{2 \text{ VOLTS}}{10 \text{ mA}} = 200 \Omega$$

③ satisfy stability criteria

$$(\beta+1) R_E \gg R_T$$

$$(\beta+1) R_E = (50+1)(0.2 \text{ K}) = 10.2 \text{ K}$$

$$\text{pick } R_T = 1 \text{ K}$$

④ from input loop

$$V_T - R_T \left(\frac{I_c}{\beta} \right) - V_{BE} - I_c R_E \left(1 + \frac{1}{\beta} \right) = 0$$

write in terms of I_c since we know it

$$\begin{aligned} V_T &= (1 \text{ K}) \left(\frac{10 \text{ mA}}{50} \right) - 0.7 - (10 \text{ mA})(0.2 \text{ K}) \left(1 + \frac{1}{50} \right) \\ &= 0.2 + 0.7 + 2.04 = 2.94 \text{ Volts} \end{aligned}$$

(5) solve for R_{b1}, R_{b2}

$$V_T = \frac{R_{b1}}{R_{b1} + R_{b2}} V_{cc} \quad R_T = \frac{R_{b1} R_{b2}}{R_{b1} + R_{b2}}$$

\Rightarrow pick $V_{cc} = 10$ VOLTS AS AN EXAMPLE

$$\frac{2.94}{10} = \frac{R_{b1}}{R_{b1} + R_{b2}} \quad I = \frac{R_{b1} R_{b2}}{R_{b1} + R_{b2}}$$

Same factors

$$\therefore R_{b2} = \frac{R_{b1} + R_{b2}}{R_{b1}} = \frac{10}{2.94} = 3.4K$$

$$10R_{b1} = 2.94(R_{b1} + R_{b2})$$

$$R_{b1} = 0.294 R_{b1} + .294(3.4K)$$


$$R_{b1} = 0.294 R_{b1} + 999.6$$

$$R_{b1} = \frac{999.6}{0.706} = 1416 \Omega$$

Another method which is simpler, find i_B and make bias divider current ten times i_B .

$$\text{since } i_B = \frac{10mA}{50} = 0.2mA = 200\mu A$$

$$U_B = 0.7 + 2.0 = 2.7 \text{ volts}$$



$$\text{pick } I_D = 2mA \quad \text{then } R_{b1} + R_{b2} = \frac{10}{2mA} = 5K \quad \text{Ohm's Law}$$

$$\text{voltage divider } \frac{R_{b2}}{R_{b1} + R_{b2}} (10 \text{ volts}) = 2.7 \text{ volts}$$

$$\Rightarrow R_{b2} = \left(\frac{2.7}{10} \right) 5K = 1.35K$$

$$\text{Comparison: } 10i_B$$

$$R_{b1} \quad 3.65K$$

$$R_{b2} \quad 1.35K$$


stability criteria

$$3.41K$$


$$1.42K$$

basic small signal models


common base amplifier (as an example)



tee equivalent circuit - diode equivalent circuit



actual tee model substitutes equivalent circuits for each, transistor
charge injection into collector



This is a high
frequency model
suitable for SPICE

r_b = bulk resistance of base thru active region

mathematically, a transistor can be modeled as back-to-back p-n junction diodes Ebers - Moll equations


$$I_E = -I_{ES} \left(e^{\frac{V_{BE}}{V_t}} - 1 \right) + \alpha_R I_{CS} \left(e^{\frac{V_{BC}}{V_t}} - 1 \right)$$

$$I_C = \alpha_F I_{ES} \left(e^{\frac{V_{BE}}{V_t}} - 1 \right) - I_{CS} \left(e^{\frac{V_{BC}}{V_t}} - 1 \right)$$


$$V_t = \frac{kT}{q}$$

I_{CS} , I_{ES} are collector and emitter saturation currents

re drawn as




hybrid- π model (similar but not same)



tee-equivalent circuit

The tee-equivalent circuit predicts device behavior in all circuit regions of operation. This model is based upon a large signal CAD model for a diode:




r_s = series resistance

$$C_d = \frac{dQ_d}{dV_d}$$



$\frac{dQ_d}{dV_d}$ is a small signal capacitance
(charge in depletion/diffusion layer)

$$I_d = I_s (e^{\frac{\lambda g}{kT} V_d} - 1)$$



$\frac{1}{2} < \lambda < 1$ and is basically a fudge factor to match measured characteristics

The full transistor tee model puts diodes back-to-back.




$$\alpha(j\omega) \approx \frac{\alpha_0}{1 + j\frac{\omega}{\omega_\alpha}}$$

α -cutoff frequency

tee-equivalent circuit

The tee-equivalent circuit predicts device behavior in all circuit regions of operation. This model is based upon a large signal CAD model for a diode:




r_s = series resistance

$$C_d = \frac{dQ_d}{dV_d}$$



is a small
(charge in depletion/diffusion layer)

$$I_d = I_s (e^{\frac{V_d}{kT}} - 1)$$



$\frac{1}{2} < \lambda < 1$ and is
basically a fudge
factor to match
measured
characteristics


The full transistor tee model puts diodes back-to-back.



$$\alpha(j\omega) \approx \frac{\alpha_0}{1 + j\frac{\omega}{\omega_\alpha}}$$


α -cutoff frequency.

normal region: $V_{BE} > 0$ $V_{BC} < 0$




I_{co} is formally defined as the reverse collector current when $I_E = 0$ and V_{BC} is reverse biased


which can be further approximated by



This model can be embellished by adding series resistances.



Another commonly used model is the h-parameter model which has no physical basis whatsoever but is easy to measure.



This looks very similar to the hybrid- π but is easier to manipulate and measure.

h_1 = input impedance, output short circuited = $\frac{V_1}{I_1}$


h_o = output admittance, input open = $\frac{I_2}{V_2}$

h_r = reverse voltage ratio, input open = $\frac{V_1}{V_2}$

h_f = forward current ratio, output ~~shorted~~ = $\frac{I_2}{I_1}$

Since h-parameters are easily measured they are often found on transistor data sheets.

- compare with basic tee model which comes from physics



$r_b \neq r_\pi$ and is the resistance of the base contact thru bulk substrate to active region

βI_b current injection to base

$r_c(1-\alpha)$ resistance of reverse biased diode

r_e non-linear resistance (since $\beta = f(I_e)$) and represents feedback thru emitter to base

Examine manufacturer's data sheets

$$I_c = 1\text{mA}, V_{CE} = 10\text{volts}, f = 1\text{kHz}$$

$$h_{fe} = 50-200$$

$$h_{re} = 10 \times 10^{-4}$$

$$h_{ie} = 1-6\text{k}\Omega$$


$$h_{oe} = 4-40\mu\text{V}$$

Can I translate these to hybrid- π ? Yes.

$$\textcircled{1} \quad \text{from physics} \quad g_m = \frac{q}{kT} |I_c| = \frac{I_c}{25\text{mV}} = 0.04\text{U}$$

$$\textcircled{2} \quad \text{Note: } h_{FE} = \min 45 \text{ for } I_c = 1\text{mA}, V_{CE} = 1\text{volt}$$

$$h_{fe} = 50-200 \text{ for } I_c = 1\text{mA}, V_{CE} = 10\text{volts}$$



$$h_{FE} = \frac{i_C}{i_B}$$

$$h_{fe} = \frac{\Delta i_C}{\Delta i_B}$$

this is a simple ratio or a dc quantity

this is a derivative or an ac quantity


$$\textcircled{3} \quad r_\pi = \frac{\beta}{g_m} = \frac{h_{fe}}{g_m} \approx \frac{125}{.04} = 3125\Omega \quad \text{where the average of } h_{fe} \text{ was used}$$

$$\textcircled{4} \quad \text{from data sheets } h_{ie} \approx 3500 \text{ where again an average was used.}$$


but $h_{ie} = r_b + r_\pi$ if output is shorted. At the 1kHz test frequency the capacitance can be neglected.

$$r_b = h_{ie} - r_\pi = 3500 - 3125 = 375\Omega$$

for h-parameter model




- ① Short output
- ② $h_r V_2 \rightarrow 0$ since $V_2 = 0$




h_i is then short circuit (output) input impedance.


for hybrid- π model



- ① short circuit output





- ② neglect capacitances
- ③ $r_p \gg r_\pi$



At low frequencies r_b is usually negligible and it becomes a constant (on the order of 50-100 Ω) at low frequencies.

⑤ $C_{obo} \triangleq$ collector base capacitance with emitter open (in common base)




For ac two capacitors in series $C_s = \frac{C_p C_\pi}{C_p + C_\pi}$ are seen between the collector and base. But, as C_π usually $\gg C_p$, $C_s \approx C_p$.


Correction to p. 123

- ⑤ $C_{obo} \triangleq$ common-base parallel output capacitance with input open-circuited

draw conventional hybrid- π CE equivalent circuit



now re-draw in CB form




Typically r_x can be neglected

If r_o is large then $Z_o \approx r_p \parallel \frac{1}{j\omega C_p}$ and $C_o \approx C_N \approx C_p + C_\pi$

If r_o is small then $Z_o \approx r_p \parallel r_\pi \parallel \frac{1}{j\omega C_p} \parallel \frac{1}{j\omega C_\pi}$ and $C_o \approx \frac{C_p C_\pi}{C_p + C_\pi}$


⑥ C_{π} is much harder to calculate.



$$h_{fe} = \left. \frac{I_2}{I_1} \right|_{V_2=0} \text{ by definition}$$

By inspection $I_2 = +I_c$ (the collector current)
 $I_1 \approx +I_B$ (the base current)


look at input with output shorted to calculate h_{fe} . The resultant circuit is :



$$Z_{\pi} = r_{\pi} \parallel \frac{1}{j\omega C_p} \parallel \frac{1}{j\omega C_{\pi}} = \frac{r_{\pi}}{1 + j\omega(C_{\pi} + C_p)r_{\pi}}$$

What is I_2 ? Since the values of feed back impedance are large $I_2 \approx g_m V = g_m Z_{\pi} I_1$,

$$\therefore h_{fe}(\omega) = \frac{g_m r_{\pi}}{1 + j\omega(C_{\pi} + C_p)r_{\pi}}$$



Plotting $h_{fe}(\omega)$ we observe a 3-db point at f_β , the β -cutoff frequency, and a high frequency asymptote f_T . These are related in a manner similar to the gainbandwidth product.

$$f_T = \beta_0 f_\beta$$

In fact, one definition of rf frequencies is that $f_\beta < f < f_T$ so that one is always operating in the region where this relationship holds true. To prove the above expression

$$\text{at a 3-db point } \omega(c_\pi + c_p) r_\pi = 1 \quad \text{or}$$

$$\omega_\beta (c_\pi + c_p) r_\pi = 1$$

$$2\pi f_\beta (c_\pi + c_p) r_\pi = 1$$

$$f_\beta = \frac{1}{2\pi(c_\pi + c_p) r_\pi}$$

$$\text{at } f_T \quad |1| = \frac{g_m r_\pi}{1 + j 2\pi f_T (c_\pi + c_p) r_\pi} = \frac{\beta}{1 + j \frac{f_T}{f_\beta}}$$

$$1 + j \frac{f_T}{f_\beta} = \beta$$

$$j \frac{f_T}{f_\beta} = \beta - 1$$

$$f_T \approx \beta f_\beta \quad \text{since } \beta \text{ is usually } \gg 1$$

This also means that

$$f_T \cong \frac{g_m r_\pi}{2\pi(c_\pi + c_p) r_\pi} = \frac{g_m}{2\pi(c_\pi + c_p)}$$

Evaluating this expression for our given data

$$I_c = 10 \text{ mA}, V_{CE} = 20 \text{ V}, f = 100 \text{ MHz} \quad f_T = 250 \text{ MHz}$$

(We must be careful since I_c and V_{CE} are not the same as before but we will neglect this for the minute)


$$f_T = \frac{g_m}{2\pi(C_\pi + C_p)}$$

$$250 \times 10^6 = \frac{4 \times 10^{-2}}{2\pi(C_\pi + 6 \text{ pf})}$$

$$C_\pi + 6 \text{ pf} = \frac{4 \times 10^{-2}}{2\pi(250 \times 10^6)} = 2.55 \times 10^{-3} \times 10^{-8} = 25.5 \text{ pf}$$

$$C_\pi = 25.5 - 6 = 19.5 \text{ pf}$$

- ⑦ Since r_p is in the feedback path from collector to base we may expect it to involve some relationship with f_{re} .



$$\text{By definition } f_{re} = \left. \frac{V_1}{V_2} \right|_{I_1=0}$$

$$\text{But } I = \frac{V_2 - V_1}{r_p} \text{ where it is assumed that } V_2 > V_1.$$

V_1 can be found from the voltage drop across r_π since $I_1 = 0$

$$V_1 = I r_\pi = (V_2 - V_1) \frac{r_\pi}{r_p} \text{ since no current thru } r_b$$

$$\begin{aligned} f_{re} &= \frac{V_1}{V_2} = \frac{(V_2 - V_1)}{V_2} \frac{r_\pi}{r_p} = \left(1 - \frac{V_1}{V_2}\right) \frac{r_\pi}{r_p} \quad \text{but } \frac{V_1}{V_2} = f_{re} \\ &= (1 - f_{re}) \frac{r_\pi}{r_p} \end{aligned}$$


Solving for r_p : $r_p = \frac{1-h_{re}}{h_{re}} r_\pi \approx \frac{r_\pi}{h_{re}}$ since usually $h_{re} \ll 1$.

For the 2N3250 $r_p \approx \frac{3.125K}{10 \times 10^{-4}} = 3.125 M\Omega$

⑧ find $h_o = \frac{1}{r_o}$

h_o is defined as $\left. \frac{i_2}{v_2} \right|_{i_1=0}$, i.e. the output admittance

when $i_1=0$ so the current source drops out, and the output circuit looks like:



$$r_o = \frac{1}{h_o} = \frac{1}{22 \times 10^{-6}} = 45 k\Omega$$

neglect feedback for h_o calculation

All parameters must be specified for the same test conditions, i.e. I_c , V_{CE} . The variation of the basic small signal parameters is listed in the table below.

parameter	formula	I_c	V_{CE}	Temp.
g_m	$\frac{g}{kT} I_c $	linear	independent	$\frac{1}{T}$
g_π	$\frac{g_m}{\beta}$	linear	decreases	$\frac{1}{T^{1+\epsilon}}$
C_π	$\frac{g_m}{2\pi f_T} - C_N$	\approx linear	decreases	$T^{-0.3}$ to $T^{+0.7}$
C_P		independent	decreases as $ V_{CE} ^{-\frac{1}{3}}$ or $ V_{CE} ^{-\frac{1}{2}}$ depending on junction type use $ V_{CE} ^{-\frac{1}{2}}$ for abrupt junction	independe
β		\approx independent	increases	increases
g_x		— hard to explain —		

Example of parameter variation: C_π was calculated to be 19.5 pF for 2N3250

$f_T @ I_c = 10mA, V_{CE} = 20Vdc$

need g_m at $I_c = 10mA$, C_N at $I_c = 10mA, V_{CE} = 20V$.


$$g_m = \frac{|I_c|}{25mV} = \frac{10}{25} = 0.4 \text{ A/V}$$

$$C_N \propto \frac{1}{V_{CE}} \Rightarrow \frac{C_N}{C_{N'}} = \frac{\sqrt{V_{CE}'}}{\sqrt{V_{CE}}} \text{ or } C_N = C_{N'} \sqrt{\frac{V_{CE}'}{V_{CE}}} = 6pF \sqrt{\frac{10}{20}} = 4.24pF$$

$$\begin{aligned} \text{now compute } C_\pi &= \frac{g_m}{2\pi f_T} - C_N \\ &= \frac{0.4}{2\pi(250 \times 10^6)} - 4.2pF = 255 - 4.2 = 250.8pF \end{aligned}$$

this can be compared to our earlier value of 25pF.


Field effect transistors — voltage amplifiers




the drain current is at a maximum when $V_{GS} = 0$
we call this maximum current I_{DSS}

specifically I_{DSS} is the drain current when the gate is short circuited to the source.


Without going into a lot of detail a FET operates like a voltage controlled resistor. Suppose $V_{GS} = 0$. For small values of V_{DS} , we have a typical resistor's linear i-U relationship. As V_{DS} increases the gate-drain junction becomes more reverse biased and a larger depletion region, i.e. an area with few mobile charges appears. As V_{DS} increases the depletion region increases increasing the resistance of the junction and lowering the slope (conductance) of the i-v curve.




V_{DS} very small.




V_{DS} increasing





As we vary V_{DS} we can generate a family of device curves



at cutoff (or pinchoff) for a constant V_{DS} (V_p decreases as V_{GS} decreases)

$$V_{DS(\text{pinchoff})} \approx V_{p0} + V_{GS} = V_p$$

↑
pinchoff
for zero V_{GS}

↑
pinchoff voltage

The operation of the junction FET can be mathematically summarized as

1. ohmic region

$$I_D = I_{DSS} \left[2 \left(1 + \frac{V_{GS}}{V_{p0}} \right) \frac{V_{DS}}{V_{p0}} - \left(\frac{V_{DS}}{V_{p0}} \right)^2 \right]$$

for V_{DS} small $I_D \approx \frac{2 I_{DSS}}{V_{p0}} \left(1 + \frac{V_{GS}}{V_{p0}} \right) V_{DS}$

looks like a resistor with $\frac{1}{r_{DS}} \approx \frac{2 I_{DSS}}{V_{p0}} \left(1 + \frac{V_{GS}}{V_{p0}} \right)$.

2. saturation region

$$I_D = I_{DSS} \left(1 + \frac{V_{GS}}{V_{PO}} \right)^2$$

note: $V_{GS} < 0$
 $V_{PO} > 0$


3. cutoff region $I_D = 0$

A transistor manufacturer will often specify the transconductance g_{mo} defined by


$$g_{mo} = \frac{2 I_{DSS}}{|V_{PO}|}$$

MOSFET


The MOSFET is a special version of the JFET in which a silicon dioxide layer electrically insulates the gate electrode from the rest of the transistor. Basically the MOSFET behaves identically to a JFET. As V_{GS} becomes more negative the minority carriers become depleted and the MOSFET behaves exactly like a JFET. However, because the gate is insulated from the rest of the transistor no p-n junction is formed at the gate and even if V_{GS} becomes positive no gate current can flow. If V_{GS} becomes positive negative charges are induced in the channel creating an "effective" larger majority carrier concentration. This increases the conductivity of the channel and increases I_D . When $V_{GS} > 0$ the MOSFET is operating in the enhancement mode.



Certain MOSFET's can only operate in the enhancement mode. This is because a channel is formed by the applied field (adding majority carriers) and does not exist when $V_{GS} \leq 0$.



A very common way of displaying FET characteristics is the transfer characteristic curve which plots I_D as a function of V_{GS} , i.e. the output versus the input for a FET.




Why use FET's? Their transfer characteristics

A square-law relationship is good for mixers, amplifiers and gain-controlled stages.

$$g_m \triangleq \frac{\Delta I_D}{\Delta V_{GS}} \quad \text{so this is the parameter that will be important.}$$

g_m is also the slope of the transfer characteristic.


Specialized MOSFET - dual gate




Very useful for mixers!

FET small signal model


circuits II (midband) model:




high frequency models;



MOSFET



simplified high frequency π model



C_{gd} feedback capacitance
 $0.05-5\text{pf}$

C_{gs} input capacitance
 $0.1-10\text{pf}$

r_d effective channel resist
 $500-5000\Omega$

C_{ds} is usually small enough
to be neglected.

In general, a FET is NOT better than a BJT at high frequencies



- ① The input impedance drops rapidly with frequency and quickly becomes reactive for a FET. (Even though the FET still has a somewhat higher impedance this can be made up for by a matching circuit for a BJT)
- ② A BJT usually has a better power gain.
- ③ The BJT has a larger gain bandwidth product.

FET data sheets

transconductance $g_{mo} = \frac{2 I_{DSS}}{|V_p|}$

C_{iss}	common source short-circuit input capacitance
C_{rss}	reverse transfer capacitance
C_{ds}	output capacitance

use π -model



$$C_{gd} \approx C_{rss}$$

corresponds to C_p .

$$C_{gs} \approx C_{iss} - C_{rss}$$

input || feedback

$$C_{ds} \approx C_{oss} - C_{rss}$$


output || feedback.

i.e. $\left\{ r_{is} \quad \frac{1}{C_{iss}} \right\} \quad \left\{ \frac{1}{C_{rss}} \right\}$

$\left\{ r_{os} \quad \frac{1}{C_{oss}} \right\}$


Biasing FET's (P. 78)

simple self-bias circuit



Why does this work?

leakage current I_{gss} thru gate.



use KVL on gate bias circuit.

$$0 = I_{gss}R_G + V_{GS} + (I_{gss} + I_D)R_S$$

usually $I_{gss} \ll I_D$

$$V_{GS} = -(I_{gss}R_G + R_S I_D)$$

differentiate with respect to I_{gss}

$$\frac{\partial V_{GS}}{\partial I_{gss}} = -R_G - R_S \frac{\partial I_D}{\partial I_{gss}}$$


equivalent to stability criteria except for FET's.

$$\text{pick } R_G \leq -R_S \left. \frac{\partial I_D}{\partial I_{gss}} \right|_{\max} + \left. \frac{\partial V_{GS}}{\partial I_{gss}} \right|_{\min}$$


usually $R_G \sim 1 - 1.5 M\Omega$

FET amplifier topologies


common gate



common source



common drain (source follower)




properties of a FET amplifier

	common gate	common source	common drain
R _{IN}	500Ω	∞	∞
R _{OUT}	∞	20kΩ	500Ω
A _v	-4	-4	0.80

$$(g_m = 2 \times 10^{-3} \text{ A/V}, r_d = 20k\Omega, r_L = 2k\Omega)$$

Example.
JFET bias



For the JFET shown

$$I_{DSS} = 8 \text{ mA}$$

$$V_P = -6 \text{ V}$$

Bias at $I_D = 2.0 \text{ mA}$, $V_{DS} = 10 \text{ V}$

① Find V_{GS} from transfer characteristic

$$I_D = I_{DSS} \left(1 + \frac{V_{GS}}{V_P}\right)^2$$

$$2 = 8 \left(1 + \frac{V_{GS}}{-6}\right)^2$$

$$\frac{1}{4} = \left(1 + \frac{V_{GS}}{6}\right)^2$$

$$\pm \frac{1}{2} = 1 + \frac{V_{GS}}{6}$$

$$\frac{1}{6} V_{GS} = -1 + \frac{1}{2} - 1 - \frac{1}{2} = -\frac{1}{2}, -\frac{3}{2}$$

$$V_{GS} = -3, -9$$

\nwarrow beyond Pinchoff

$$\Rightarrow V_{GS} = -3 \text{ Volts}$$

② Pick $R_G \approx 0.5 \text{ M}\Omega$

③ Use KVL at input

$$V_{GS} = -I_G R_G - I_D R_S \approx -I_D R_S$$


$$R_S \approx -\frac{V_{GS}}{I_D} = \frac{\pm 3}{2 \text{ mA}} = 1.5 \text{ k}\Omega$$

④ Use KVL at output

$$V_{DD} = I_D R_D + V_{DS} + I_S R_S$$


$$R_D = \frac{V_{DD} - V_{DS} - I_S R_S}{I_D} = \frac{20 - 10 - 1.5(2 \text{ mA})}{2 \text{ mA}} = 3.5 \text{ k}\Omega$$

Example: depletion type MOSFET



$$4 < V_p < 6 \text{ volts}$$

$$8 < I_{DSS} < 10 \text{ mA}$$



bias at $I_D = 5 \text{ mA}$, $V_{DS} = 8 \text{ V}$ with $\pm 10\%$ variation in I_D

① use transfer characteristic to get V_{GS}

$$I_D = I_{DSS} \left(1 + \frac{V_{GS}}{V_p}\right)^2$$

$$\pm \left(1 + \frac{V_{GS}}{V_p}\right) = \sqrt{\frac{I_D}{I_{DSS}}}$$

$$V_{GS} = V_p \left(\pm \sqrt{\frac{I_D}{I_{DSS}}} - 1 \right)$$

V_{GS} will be a maximum when V_p is a maximum, I_D is a maximum

$$V_{GS} = 6 \left(\pm \sqrt{\frac{5.5}{10}} - 1 \right) = 6 \left(\pm .74 - 1 \right) = \begin{cases} -1.56 \\ -10.44 \end{cases} \leftarrow \text{below pinc}$$

use 10% variation
in I_D .

V_{GS} will be a minimum when V_p is a minimum, I_D is a minimum


$$V_{GS} = 4 \left(\pm \sqrt{\frac{4.5}{8}} - 1 \right) = 4 \left(\pm .75 - 1 \right) = \begin{cases} -1.0 \\ -7.0 \end{cases} \leftarrow \text{below pinc}$$

?? ~~+1.97~~ ~~-1.97~~ ~~+7.77~~ ~~-7.77~~ volts due to parameter variation

② small signal analysis

$$\Delta V_{GS} = V_G - R_s I_D$$

$$\therefore I_D = \frac{V_G}{R_s} - \frac{1}{R_s} V_{GS}$$



$$\therefore R_S = \frac{\Delta V_{GS}}{\Delta I_D} = \frac{-1.55 + 1.0}{5.5mA - 4.5mA} = \frac{-0.55}{1mA} = 550\Omega$$

③ find V_G

$$V_G = V_{GS} + I_D R_S$$


$$\text{use average } V_{GS} = \frac{-1.55 - 1.0}{2} = -1.275$$

$$V_G = -1.275 + (5 \times 10^{-3})(550) = +1.475$$

nominal value

④ pick simple voltage divider

pick $R_3 = 500k$ for leakage current



Pick $R_1 = 100k$

$$\frac{R_2}{R_1 + R_2} 20 = 1.475$$

$$20R_2 = 1.475R_1 + 1.475R_2$$

$$R_2 = \frac{1.475R_1}{18.525} = .0796 (100k)$$

$$= 7.9k$$

⑤ use KVL at output


$$V_{DD} = I_D R_D + V_{DS} + I_S R_S$$

$$20 = (5) R_D + 8V + (5)(550)$$

$$R_D = \frac{20 - 8}{5mA} - 550\Omega = 1850\Omega$$

Because amplifier topologies are identical for the h-parameter model we can determine a single formula for all external parameters such as input impedance, voltage gain, etc.

Example:



the "general" h-parameters $h_{11}, h_{12}, h_{21}, h_{22}$ are used here.

Let us find R_i , the input impedance of the above h-parameter model. By definition

$$R_i = \frac{V_1}{I_1} = \frac{\text{input loop}}{I_1} = \frac{I_1 h_{11} + h_{12} V_2}{I_1}$$

Write V_2 in terms of I_1 , to eliminate all variables from expression for R_i . To find V_2 use output node.

$$-I_2 = \underbrace{\frac{V_2}{R_L}}_{\text{note sign convention due to direction of } I_2}$$

$$I_2 = \underbrace{h_{21} I_1 + V_2 h_{22}}_{\text{output node}}$$

Combining these expressions

$$-\frac{V_2}{R_L} = h_{21} I_1 + V_2 h_{22}$$

and solving for V_2

$$V_2 \left(-\frac{1}{R_L} - h_{22} \right) = h_{21} I_1$$

Substituting into our original expression for R_i

$$R_i = \frac{I_1 h_{11} + h_{12} \left(\frac{h_{21}}{\frac{1}{R_L} - h_{22}} \right) I_1}{I_1}$$

$$R_i = h_{11} - \frac{h_{12} h_{21}}{\frac{1}{R_L} + h_{22}}$$

Note that if $R_L \rightarrow 0$ the second term goes away and $R_i \rightarrow h_{11}$ as we would expect. Putting the above expression into a more standard form

$$R_i = \frac{h_{11} \frac{1}{R_L} + \overbrace{h_{11} h_{22} - h_{12} h_{21}}^{\Delta h}}{\frac{1}{R_L} + h_{22}}$$

$$R_i = \frac{h_{11} + \Delta h R_L}{1 + h_{22} R_L}$$

We can also find the small signal voltage gain the same way.

By definition

$$A_v = \frac{V_2}{V_1} = \frac{V_2}{I_1 h_{11} + h_{12} V_2}$$

Here we want to write I_1 in terms of V_2 which we already know from our previous calculation

$$A_v = \frac{V_2}{V_2 \left(-\frac{1}{R_L} - h_{22} \right) h_{11} + h_{12} V_2}$$

$$A_v = \frac{h_{21}}{\left(-\frac{1}{R_L} - h_{22}\right) h_{11} + h_{12} h_{21}}$$

$$A_v = \frac{h_{21}}{-\frac{h_{11}}{R_L} - \underbrace{h_{22} h_{11} + h_{12} h_{21}}_{-\Delta h}} = \frac{h_{21}}{-\frac{h_{11}}{R_L} - \Delta h}$$

$$A_v = - \frac{h_{21} R_L}{h_{11} + \Delta h R_L}$$

To check this result Note that as $R_L \rightarrow \infty$ $A_v \rightarrow -\frac{h_{21}}{\Delta h}$
 as $R_L \rightarrow 0$ $A_v \rightarrow 0$

Both answers are to be expected. If $R_L = \infty$ the gain is determined by the transistor internal parameters ; If $R_L = 0$ there can be no output voltage and , consequently , no voltage gain.

Tabulated values of R_i , R_o , A_v , A_i and A_p for the three different amplifier topologies are given on the following page.

h-PARAMETER AMPLIFIER:

AMPLIFIER MATRIX REPRESENTATIONS

AMPLIFIER CHARACTERISTICS AND PARAMETER CONVERSIONS

MATRIX	COMMON BASE	COMMON EMITTER	COMMON COLLECTOR
h_{11}	h_{ib}	$h_{ie} = \frac{h_{ib}}{1+h_{fb}}$	$h_{ic} = \frac{h_{ib}}{1+h_{fb}}$
h_{12}	h_{rb}	$h_{re} = \frac{(\Delta_h)_b - h_{rb}}{1+h_{fb}}$	$h_{rc} = 1$
h_{21}	h_{fb}	$h_{fe} = -\frac{h_{fb}}{1+h_{fb}}$	$h_{fc} = -\frac{1}{1+h_{fb}}$
h_{22}	h_{ob}	$h_{oe} = \frac{h_{ob}}{1+h_{fb}}$	$h_{oc} = \frac{h_{ob}}{1+h_{fb}}$

AMPLIFIER EXTERNAL CHARACTERISTICS¹:

$$R_{INPUT} = \frac{h_{11} + R_L \Delta_h}{1 + h_{22} R_L} \quad R_{OUTPUT} = \frac{R_S + h_{11}}{\Delta_h + h_{22} R_S}$$

$$A_{CURRENT} = \frac{h_{21}}{1 + h_{22} R_L} \quad A_{VOLTAGE} = \frac{h_{21} R_L}{h_{11} + \Delta_h R_L}$$

$$A_{POWER} = \frac{h_{21}^2 R_L}{(h_{11} + \Delta_h R_L)(1 + h_{22} R_L)}$$


¹NOTE: These formulae are valid for ALL two-port matrix parameters. For example, you can substitute y_{11} for h_{11} , etc. as long as you do it throughout the formula.

EXTERNAL AMPLIFIER CHARACTERISTICS

Common emitter Common base Common collector

R_{INPUT}	medium $200-2000\Omega$	low $30-800\Omega$	high $10^3-10^5\Omega$
R_{OUTPUT}	medium $10^3-10^5\Omega$	high $10^5-10^6\Omega$	low $10^2-10^4\Omega$
$A_{VOLTAGE}$	high variable	high variable	low 1
$A_{CURRENT}$	high 20-200	low 1	high 20-200
A_{POWER}	high $1000-10,000$	low 20-50	medium 20-200

Cascode amplifier




biasing of this amplifier is discussed in B-N p. 334 - 336

We can simply determine Z_{in} , Z_{out} , A_p , etc. using matrix parameters

Q_1 is a common emitter amplifier

Q_2 is a common base amplifier

Basically, Q_1 and Q_2 are in series so overall small signal circuit look like this



From data sheet

$$h_{ie} = 1.25K$$

$$h_{re} = 4 \times 10^{-4}$$

$$h_{fe} = 375$$

$$h_{oe} = 200 \times 10^{-6}$$

$$\text{calculating } \Delta h_e = h_{ie} h_{oe} - h_{fe} h_{re} = (125)(200 \times 10^{-6}) - (375)(4 \times 10^{-4}) \approx 0.1$$

to get CB parameters we must use conversion formula

$$h_{fb} = -\frac{h_{fe}}{1+h_{fe}} = -\frac{375}{1+375} = -0.997$$

$$h_{oe} = h_{ob}(h_{fe} + 1) \text{ or } h_{ob} = \frac{h_{oe}}{h_{fe} + 1} = \frac{200 \times 10^{-6}}{375 + 1} = 0.53 \times 10^{-6}$$

$$h_{ib} = \frac{h_{ie}}{h_{fe} + 1} = \frac{1250}{375 + 1} \cong 3.32 \Omega$$

$$\begin{aligned} h_{rb} &= h_{ib} h_{ob} (h_{fe} + 1) - h_{re} \\ &= (3.32)(.53 \times 10^{-6})(375 + 1) - 4 \times 10^{-4} \\ &= 6.65 \times 10^{-4} - 4 \times 10^{-4} \approx 2.65 \times 10^{-4} \end{aligned}$$

$$\begin{aligned} \Delta h_b &= h_{ib} h_{ob} - h_{fb} h_{rb} = (3.32)(.53 \times 10^{-6}) - (2.65 \times 10^{-4})(.997) \\ &= 1.766 \times 10^{-6} - 2.64 \times 10^{-4} \approx -2.64 \times 10^{-4} \end{aligned}$$

we can now quickly calculate the effective R_{in} and voltage gain of Q_2 .

$$\begin{aligned} R_{in} &= \frac{h_{11} + R_L \Delta h}{1 + h_{22} R_L} = \frac{h_{ib} + R'_L \Delta h_b}{1 + h_{ob} R'_L} \\ &= \frac{3.32 + (47.6)(2.64 \times 10^{-4})}{1 + (.532 \times 10^{-6})(47.6)} \approx 3.32 \end{aligned}$$

$$\begin{aligned} A_v &= \frac{h_{21} R_L}{h_{11} + R_L \Delta h} = \frac{h_{fb} R'_L}{h_{ib} + R'_L \Delta h_b} = \frac{(.997)(47.6)}{3.32 + \underbrace{(47.6)(-2.64 \times 10^{-4})}_{-.0125}} \\ &\cong 14.34 \end{aligned}$$

R_{in} is actually R_L for Q_1 , so we can now calculate Z_{in} for the amplifier

$$Z_{in} = \frac{h_{ie} + R_{in} \Delta h_e}{1 + h_{oe} R_{in}} = \frac{1.25k + (3.32)(0.1)}{1 + (200 \times 10^{-6})(3.32)} \approx 1.25k$$

$$A_{v,Q_1} = \frac{h_{fe} R_{in}}{h_{ie} + \Delta h_e R_{in}} = \frac{(375)(3.32)}{1250 + (0.1)(3.32)} \approx 0.996 \text{ close to 1.}$$

$$\text{overall } A_v = A_{v,Q_1} A_{v,Q_2} = (0.996)(14.34) = 13.2$$

since no voltage divider between Q_1 and Q_2