STACK FRAMES

The MC68000 provides two special instructions to allocate and deallocate a data structure called a <u>frame</u> in the stack to make subroutines easier to code.



where register An is used as the argument pointer.

LINK An,d 1. put An at -(SP) Example: decrement stack pointer and put A0 on the stack. 2. put SP into An Example: set A0 to point to this value. 3. change SP-d to SP, i. e. decrement the SP UNLK An 1. An SP, change the value of the SP to that contained in An 2. (SP)+ An, put that value on the stack into An and deallocate that stack space.

Return addresses <u>and</u> passed arguments are always <u>positive</u> relative to the frame pointer (FP).





Note that the FP is stored in A0.

	tack ck
ADD.L #-N,SP ;put output area on s MOVE.L ARG,-(SP) ;put argument on sta PEA X ;put address of data on stack	table
JSR SUBR ;goto subroutine ADDA #8,SP	
MOVE.L (SP)+,D1 ;read outputs MOVE.L (SP)+,D2 • •	
SUBR LINK A1,#-M ;save old SP	
MOVE.L LOCAL1,-4(A1) ;save old variables MOVE.L LOCAL2,-8(A1) ;	
ADD.L #1,-4(A1) ;change a local varia MOVEA.L 8(A1),A2 ;get X	ble
MOVE.L OUTPUT,16(A1) ;push an output	
UNLK A1 RTS	
LOCAL1 DC.L \$98765432 ;local variables LOCAL2 DC.L \$87654321 OUTPUT DC.L 'ADCB' output value	



Program to compute the power of a number using a subroutine. Power MUST be an integer. A and B are signed numbers. Parameter passing using LINK and UNLK storage space on the stack.

MAIN	LINK MOVE MOVE	A3,#-6 A,-2(A3) B,-4(A3)	;sets up SP
	JSR LEA MOVE UNLK	POWR C,A5 -6(A3),(A5) A3	;call subroutine POWR
ARG A B C	EQU DC.W DC.W DS.W	* 4 2 1	
POWR	EQU MOVE MOVE MOVE.L	* -2(A3),D1 -4(A3),D2 #1.D3	;put A into D1 ;put B into D2 ;put starting 1 into D3
LOOP	EQU SUBQ BMI	* #1,D2 EXIT	;decrement power ;if D2-1<0 then quit NOTE: this gives us A**0=1
EXIT	MULS BRA EQU MOVE RTS	D1,D3 LOOP * D2,-6(A3)	;multiply out power ;and repeat as necessary ;C=(D3)
	END	MAIN	

	(D2)	2 bytes
	В	2 bytes
*FP	А	2 bytes
SP	value of A3	

*fixed while the SP changes

Better way.

MAIN	MOVEA.L MOVE ADD.L JSR LEA MOVE	SP,A3 A,-(SP) B,-(SP) #2,SP POWR C,A5 -6(A3), (A5)	;save output area ;call subroutine POWR ;put answer somewhere
ARG A B C	EQU DC.W DC.W DS.W	* 4 2 1	
POWR	EQU LINK MOVE MOVE • • • MOVE UNLK RTS	* A3,#-6 10(A3),D1 12(A3),D2 D2,8(A3) A3	;put A into D1 ;put B into D2 ;C=(D3)
	END	MAIN	



Calling conventions for C or Pascal

Arguments are pushed onto the stack in the reverse order of their appearance in the parameter list.

Just after a subroutine call:



If the function begins with a

LINK A6,#

High level language always generates LINK A6,# instructions

All arguments occupying just a byte in C are converted to a word and put in the low byte of the word, i.e.



Result, if any, is returned in D0 for function calls.

IT IS THE PROGRAMMER'S RESPONSIBILITY TO REMOVE THE ARGUMENTS FROM THE STACK.

The C calling sequence looks like this:

Subroutine functions:

LINK	A6,#N
•	
•	
•	
MOVE	,D0
UNLK	A6
RTS	

The Pascal calling sequence pushes arguments in left to right order, then calls the function. The result if any is left on the stack. An example looks like this:

SUB	#N,SP	;save space for result
MOVE	,-(SP)	;push first argument onto stack
•		
•		
•		
MOVE	,-(SP)	;last argument
JSR	FUNCT	
MOVE	(SP)+,	;store result

Subroutine code:

LINK	A6,#N	
•		
<code></code>		
•		
UNLK	A6	
MOVE	(SP)+,A0	;return address
ADD	#N,SP	;total size of arguments
MOVE	,(SP)	;store return result
JMP	(A0)	

Symbols defined in assembly routines with the DS directive and exported using XDEF and XREF can be accessed from C as external variables. Conversely, C global variables can be imported and accessed from assembly using the XREF directive. Miscellaneous comments about subroutines.

Parameter passing via MOVEM (move multiple registers)

If you have a small assembly language program this instruction allows you to save the values of registers <u>NOT</u> used to pass parameters.

where SAVBLOCK is local memory. This is bad practice since SAVBLOCK can be overwritten by your program.

MOVEM has two forms MOVEM register_list,<ea> MOVEM <ea>,register_list

More common to save registers on stack

SUBRTN EQU * MOVEM D0-D7/A0-A6,-(SP) • • • • MOVEM (SP)+,D0-D7/A0-A6 RTS

MOVEM is often used for re-entrant (subroutines that can be interrupted and re-entered) procedures.

The MOVEM instruction always transfers contents to and from memory in a predetermined sequence, regardless of the order used to specify them in the instruction.

address register indirect with pre- decrement	transferred in the order A7 then D7 D0	A0,
for all control modes and address register indirect with post- increment	transferred in reverse order D0 D7, then A0 A7	

This allows you to easily build stacks and lists.

Six methods of passing parameters:

- 1. Put arguments in D0 thru D7 <u>before</u> JSR (good only for a few arguments)
- 2. Move the <u>addresses</u> of the arguments to A0-A6 before JSR
- 3. Put the arguments immediately after the call. The argument addresses can be computed from the return address on the stack.
- 4. Put the addresses of the arguments immediately after the call in the code.
- 5. The arguments are listed in an array. Pass the base address of the array to the subroutine via A0-A6.
- 6. Use LINK and UNLK instructions to create and destroy temporary storage on the stack.

JUMP TABLES

- are similar to CASE statements in Pascal
- used where the control path is dependent on the state of a specific condition

EXAMPLE:

This subroutine calls one of five user subroutines based upon a user id code in the low byte of data register D0. The subroutine effects the A0 and D0 registers.

	RORG	\$1000	;causes relative addressing (NOTE 1)
SELUSR	EXT.W CHK LSL	D0 #4,D0 #2,D0	;extend user id code to word ;invalid id code ? (NOTE 2) ;NO! Calculate index=id*4 since all long word addresses
	LEA MOVEA.L	UADDR,A0 0(A0,D0.W),A0	;load table addresses ;compute address of user specified subroutine and put correct caling address into A0
	JMP • •	(A0)	;jump to specified routine
UADDR	DC.L	USER0,USER1,	USER2,USER3,USER4

NOTES:

- 1. The RORG is often used when mixing assembly language programs with high level programs. It causes subsequenct addresses to be relative.
- 2. The CHK is a new instruction. In this case it checks if the least significant word of D0 is between 0 and 4 (2's complement). If the word is outside these limits, a exception through vector address \$10 is initiated. The CHK instruction checks for addresses outside assigned limits and is often used to implement subscript checking.

EXAMPLE RECURSIVE PROCEDURE USING STACK

DATA PROGRM	EQU EQU	\$6000 \$4000	
NUMB F_NUMB	ORG DS.W DS.W	DATA 1 1	;number to be factorialized ;factorial of input number
MAIN	ORG MOVE.W JSR MOVE.W	PROGRM NUMB,D0 FACTOR D0,F_NUMB	;get input number ;compute factorial ;save the answer
* SUBROU * PURPOS * INPUT: D * * OUTPUT * REGISTE * SAMPLE	JTINE FACT E: Determin 0.W = num 0 : D0.W = fa ER USAGE: CASE: INP OU	OR the factorial ber whose fac D0.W 9 ctorial of input No registers e UT: D0.W=5 TPUT: D0.W=1	of a given number. torial is to be computed number xcept D0 effected 20
FACTOR F_CONT RETURN	MOVE.W SUBQ.W BNE.S MOVE.W BRA.S JSR MULU RTS	D0,-(SP) #1,D0 F_CONT (SP)+,D0 RETURN FACTOR (SP)+,D0	;push current number onto stack ;decrement number ;not end of factorial computations ;factorial=1

	1	subtract 1, equal to zero so pop stack
	return	
	address	
	2]
	return	
	address	
	3	
	return	
	address	
	4	
	return	
	address	
	5	put D0 (current onto stack)
	return	
	address	
original SP		

EXAMPLE

This is a simplified version of TUTOR's "DF" command. It uses the stack to display register contents.

START	MOVEM.L	TESTREGS,D0-D7/A0-A6 ;assign values to registers
	MOVE,L JSR MOVE.L ADDQ.L JSR TRAP	#-1,-(SP);put something on stackPRINTR;print all registers(SP)+,D0;retrieve it#1,D0;null itPRINTR;print them all again#0;stop program
SAVESP	EQU	60
PRINTR RMSGS:	DC.B DC.B DC.B	;data for PRINTREGS ⁶ D0 D1 D2 D3 D4 D5',0 ⁶ D6 D7 A0 A1 A2 A3',0 ⁶ A4 A5 A6 SP SR PC',0
; SPACES CONBUF ENDLINE ; data for p CH TSTREG	DC.B DS.B DC.B rogram DS.B DS.W DC.L DC.L END	<pre> < 55 characters long> ' ',0 ;2 blanks 10 \$0D,\$0A,0 1 1 1 1,2,3,4,5,6,7,8,\$A,\$AA,\$AAA \$AAAA,\$AAAAA,\$AAAAAAA</pre>

PRINTR	MOVE.W PEA	SR,-(SP) 6(SP)	;save SR on stack ;save original SP on stack
	MOVEM.L	D0-D7/A0-A6,-(S	P) ;save all regular
			registers
	MOVEQ	#2,D4	;D1 counts # of rows in printout
	MOVEA.L	SP,A1	;use A1 to point to beginning of data
	LEA	RMSGS,A2	;use A2 to point to row headings
MLOOP	MOVEA.L	A2,A0	;output routine for heading ;set pointer to beginning of header to be printed
	JSR	PrintString	output heading
	MOVEQ	#5,D5	output six registers this line
RLOOP	TST.W	D4	;tests for SR to be printed
	BNE.S	NOT_SR	;SR requires special routine
	CMP.W	#1,D5	;as it is only word length
	BNE.S	NOT_SR	;register
	LEA	SPACES,A0	;load addresses of spaces
	JSR	PrintString	;print spaces with no new line
	MOVE.W	(A1)+,D0	;put SR word into D0
	JSR	PNT4HX	;unimplemented routine to convert 4 hex digits in D0 to ascii code for printing
	JSR	PrintString	print hex contents
	IFA	SPACES A0	load address of spaces
	JSR	PrintString	print them with no line feed
	BRA.S	ENDRPL	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
NOT_SR	MOVE.L JSR	(A1)+,D0 PNT8HX	;put register contents into D0 ;unimplemented routine to convert 8 hex digits in D0 to
			ascii code for printing

ENDRPL	DBF	D5,PRLOOP	;decrement register counter, started at 5
	LEA	ENDLINE,A0	;print CR+LF
	JSR	PrintString	
	ADDA.L	#55,A2	;increment heading pointer
	DBF	D4,MLOOP	;goto another line
	MOVEM.L	(SP)+,D0-D7/A0-	-A6
	ADDQ.W	#4,SP	;skip over A7 to point to SR
	RTR		;return and restore registers

SP	D0	
	D1	
	0	
	0	
	0	
	0	
	A5	
	A6	
after MOVEM	original SP address	do this since this is only way to save original value of A7
after ADD #4	SR	the RTR pops this and the
	return	return address
	address	
	-1	put D0 (current onto stack)

SYSTEMS PROGRAMMING

Covers input/output programming, exception processing, peripheral device interrupts

Chapter 12	6850 ACIA (Asynchronous Communications Interface
1	Adapter), 68230 PIT (Programmable Interval Timer)
Chapter 13	Exception processing, i.e. service routines and single stepping
Chapter 14	Exception processing and interrupt processing, concurrent
	programming.

Interrupts and exceptions

Instructions that interrupt ordinary program execution to allow access to system utilities or when certain internally generated conditions (usually errors) occur.

Conditions interrupting ordinary program execution are called exceptions. Usually are caused by sources internal to the 68000. Interrupts are exceptions which are caused by sources external to the 68000.

Exceptions transfer control to the program controlling the system (usually a monitor program or an operating system).

For example,

- user program executes a TRAP instruction for input/output which forces an exception.
- user program becomes suspended, file input/output is done by monitor program/operating system.
- user program is restarted where it was suspended.

As a result of any exception, the CPU switches from program execution to exception processing, services the exception request, and returns to normal program execution.

The MC68000 makes specific provision for two (actually three) operating states:

- normal state
- exception state
- HALTED state used to prevent unpredictable behavior when a serious system failure occurs



The supervisor bit (bit 13 of the status register) is 1 if the 68000 is in supervisor (priviledged) mode.

There are four priviledged 68000 instructions; all have the entire SR as a destination.

MOVE.W <ea>,SR ANDI.W #N,SR ORI.W#N,SR EORI.W #N,SR

So that the 68000 does not become confused there are two stacks



Bit 13 of the status register is used to toggle A7 between the user and supervisor modes. USP references the user stack while the 68000 is in supervisor mode.

MOVE.L USP,An MOVE.L An,USP

are the only instructions that can access the user stack while the 68000 is in supervisor mode. They are both priviledged instructions and transfer only long words (32 bits).

Examples 13.3 ADDA.L	3 D0,USP	;not a valid instruction
MOVE.L	USP,A0	;valid instruction, puts USP on system stack
MOVE.L	A0,-(SP)	;cannot do MOVE.L USP,-(SP) directly

How exceptions are processed:

- 1. identify the exception
- 2. save information about the currently running program
- 3. initialize the status register (for the exception routine)
- 4. determine the vector number

- internal (identified by the CPU) caused by TRAP instruction, etc.
- external (identified by specific signal pins) caused by hardware assertation

save the status register to a special internal register

set S=1,

T=0 (typically),

interrupt level for external exceptions (from step 1), each exception type can have a unique routine. The MC68000 allows 255 such routines and stores their location (called a vector) addresses in the first 1K of 68000 program memory. This area is called the <u>exception vector table</u>.

vector #1 SPECIAL

for system start-up

vector #2

- ٠
- •

vector #255

5. save status register and return address

- 6. set PC to (address of exception vector), i.e. to correct starting address of exception service routine
- 7. RTE

address of exception vector = $4 \times$ exception vector number push the current PC (return address for the exception routine) and the <u>saved</u> status register onto the system stack. the exception service routine is typically user created or part of your operating system. You are typically responsible for setting the vector address in the exception vector table.

This is a priviledged instruction (Return from Exception) and MUST be at the end of each exception service routine. It pops the status register and PC from the supervisor stack. The status register and PC from the exception routine processing are lost. Pseudo code exception processing cycle

identify exception vector number save present status register to internal CPU register set status register begin set S bit to 1 set T bit to 0 set interrupt level to level of present interrupt end Compute exception vector address * vector address = $4 \times$ exception vector number Save user information onto system stack begin push PC onto system stack push saved status register onto system stack end Set PC to exception vector address

{Execute exception subroutine.}

RTE

* Similar to RTS, pops PC and SR from system stack,

EXCEPTION VECTOR TABLE

vector number (Decimal)	address (Hex)	assignment
0	0000	RESET: initial supervisor stack pointer
		(SSP)
1	0004	RESET: initial program counter (PC)
2	0008	bus error
3	000C	address error
4	0010	illegal instruction
5	0014	zero divide
6	0018	CHK instruction
7	001C	TRAPV instruction
8	0020	priviledge violation
9	0024	trace
10	0028	1010 instruction trap
11	002C	1111 instruction trap
12*	0030	not assigned, reserved by Motorola
13*	0034	not assigned, reserved by Motorola
14*	0038	not assigned, reserved by Motorola
15	003C	uninitialized interrupt vector
16-23*	0040-005F	not assigned, reserved by Motorola
24	0060	spurious interrupt
25	0064	Level 1 interrupt autovector
26	0068	Level 2 interrupt autovector
27	006C	Level 3 interrupt autovector
28	0070	Level 4 interrupt autovector
29	0074	Level 5 interrupt autovector
30	0078	Level 6 interrupt autovector
31	007C	Level 7 interrupt autovector
32-47	0080-00BF	TRAP instruction vectors**
48-63	00C0-00FF	not assigned, reserved by Motorola
64-255	0100-03FF	user interrupt vectors

NOTES:

* No peripheral devices should be assigned these numbers ** TRAP #N uses vector number 32+N

Example 13.4 TRACING

PC	instruction	
	{somewhere in	n your program}
001FFC	MOVE.W	D0,16(A0)
002000	ADD.W	D2,D3

;trace service routine at \$9000

ORG \$9000 {code for exception routine} RTE

The trace exception occurs <u>after</u> instruction is executed. For the purposes of this example, assume SR <u>after</u> MOVE.W is executed is \$8011, i.e.



Consider pseudo code:

- Identifies exception vector number. For trace, exception vector number $=9_{10}$.
- Saves user SR to internal register.
- Sets new SR (upper bits only $0010\ 0000 = 20)
- Computes exception vector address $(9 \times 4 = 36_{10} = $24)$
- Push user PC, then user SR onto system stack.
- Set PC = the contents of the exception vector address = (\$24) = \$9000
- Executes the trace routine which prints a message to the screen or printer and then clears the T bit in the user SR presently on the system stack.
- RTE

immediately after the MOVE instruction is executed	just before executing the interrupt service routine	after the RTE
SR: \$8011* PC: \$002000	SR: \$2011 PC: \$009000	SR: \$0011* PC: \$002000
The T bit is set indicating that TRACEing is in effect.	In special internal register: \$8011	* Recall that the exception routine turned off the T bit.
	Notice that lower bits of SR are not altered by entering ISR.	
STACK:	STACK:	STACK:
\$8FFA	(SP) \$8FFA \$8011 *	\$8FFA
\$8FFC	\$8FFC \$0000	\$8FFC
\$8FFE	\$8FFE \$2000 * *	\$8FFE
(SP) \$9000	\$9000	(SP) \$9000
	* original SR ** original PC	

HOW DOES THE 68000 START UP?

Hardware sets the RESET input pin (This is caused by circuitry external to the 68000). This causes a hardware exception which triggers the "reset exception."

identifies the exception	RESET (#0)
no currently running program	
initialize the SR	S=1
	T=0 I2I1I0 = 1112 (interrupts disabled)
determine vector number	0 in this case
save the SR and return address on the system stack	None, so the return stack must be initialized: (supervisor) SP = (\$0)
set PC to (address of exception vector)	reset vector = $(\$4)$ PC = (\$4)

Example 13.5

Press RESET.	
Initialize SR.	SR=\$2700
Initialize (SP).	(SP)=\$0500
Initialize (PC)	(PC)=\$8146
Begin execution of the 68000's	
initialization routine at the starting address	
in memory.	

The memory (i.e. the RESET vector) in this example looks like:

		◄—bytes—►
initial SSP	\$00	\$00
	\$01	\$00
	\$02	\$05
	\$03	\$00
initial PC	\$04	\$00
	\$05	\$00
	\$06	\$81
	\$07	\$46

Single board computers do NOT typically have an operating system. They have a simple program called a MONITOR which contains exception service routines whose starting addresses are loaded into the exception vector table at memory locations \$8 - \$3FF (remember the RESET vector MUST be in the first eight memory locations). Typically, the monitor will service key exceptions such as bus address errors, divide by zero, etc. with specific service routines. All other exceptions are handled by a generic service routine.

The startup sequence is special and consists of the following:

step	action	description
1.	set the status register to \$2700	sets supervisor bit to 1, turns trace off, sets interrupt mask to 111
2.	set the Supervisor Stack Pointer to the contents of \$0	SSP (\$0.L)
3.	set the pc to the contents of \$4	pc (\$4.L)
4.	start program execution	

Example 13.4.2

SYSTEM INITIALIZATION

Address	exception	name of service routine
\$08	bus error	VBUSERR
\$0C	address error	VADDRERR
\$10	illegal instruction	VILLEGINST
\$14	divide by zero	VZERODIV
\$18	•	VCHK
\$1C		VTRAPV
\$20	priviledged instruction violation	VPRIVINST
\$24	trace (single step)	VTRACE
	generic routine	XHANDLE

Typical MONITOR routine:

* MONITOR INITIALIZATION ROUTINE

* ASSUMES RESET VECTOR CONTAINS ADDRESS OF INIT AT \$4 ;initial stack pointer

STARTSP EQU \$8000

value

* EXCEPTION VECTOR ADDRESSES IN SEQUENTIAL ORDER

VBUSERR	EQU	\$08
VADDERR	EQU	\$0C
VILLEGINST	EQU	\$10
VZERODIV	EQU	\$14
VCHK	EQU	\$18
VTRAPV	EQU	\$1C
VPRIVINST	EQU	\$20
VTRACE	EQU	\$24

* STORE EXCEPTION VECTORS IN THE ADDRESS TABLE

* RESET vector starts here

REDET VCCU	or starts nere			
	ORG	\$5000		
INIT	LEA	STARTSP,SP	;initialize SSP	
	MOVE.L	#BUSERR,VBUSERR	;initialize exception	
	MOVE.L	#ADDERR,VADDERR	;vector table	
	MOVE.L	#ILLINST,VILLINST		
	MOVE.L	#XHANDLE,VZERODIV		
	MOVE.L	#XHANDLE,VCHK		
	MOVE.L	#XHANDLE,VTRAPV		
	MOVE.L	#PRIVIOL,VPRIVINST		
	MOVE.L	#TRACE, VTRACE		
	LEA	\$28,A0	;load rest of the exception table from address \$28 to \$3FC with starting address of routine XHANDLE	
ABINIT	MOVE.L CMPA.L BCS.S	#XHANDLE,(A0)+ #\$400,A0 TABINIT		
ΜΛΙΝ	∫This is the	This is the mini-operating system and is a program that always runs		

This is the mini-operating system and is a program that always runs. MAIN It might interpret commands, etc.) BRA MAIN

*** EXCEPTION SERVICE ROUTINES**

- BUSERR {put code for routine here}
- ADDERR {put code for routine here}

ILLINST	{put code for routine here}		
PRIVIOL	{put code for routine here}		
TRACE	{put code for routine here}		
XHANDLE	MOVEQ LEA	#0,D0 EXCEPTMSG,A0	;prints error message ;clear D1 ;load location of
	JSR MOVE.L	PUTSTRING 2(SP),D0	;print it ;get return address from system stack
	JSR JSR	PUTHEX NEWLINE	;print it
* FLUSH THE R	ETURN ADI	DRESS AND SR FROM THE SYST	FEM STACK
	ADDQ.W BRA	#6,SP MAIN	;flush the stack ;return to monitor
EXCEPTMSG	DC.B	'UNEXPECTED EXCEPTION AT	Г ',0

PROGRAM 13.1 TRAP HANDLER

VTRAP0 VTRAP1	EQU EQU	\$80 \$84	;trap #0 exception address, 128 ₁₀ ;trap #1 exception address, 132 ₁₀	
STARTSP STARTUSP MONITOR	EQU EQU EQU	\$8000 \$4000 \$8146	;initial SP value ;initial USP value ;address of monitor	
NULL CONSOLE	EQU EQU	0 0	;console port	
	XREF	INIT, PUTHEX, PUTST	RING,NEWLINE	
* RESET VECTO MAIN:	PR STARTS H LEA LEA MOVE.L	HERE STARTSP,SP STARTUSP,A0 A0,USP	;initial stacks	
	MOVE.L MOVE.L	#TRAP0,VTRAP0 #TRAP1,VTRAP1	;initialize exception vectors	
	MOVEQ JSR	#CONSOLE,D7 INIT	;initialize UART specific to ECB	
* start program at address \$2000 in user mode				
	MOVE.L	#\$2000,-(SP)	;put starting address of user program on system stack	
	MOVE.W RTE	#\$0000,-(SP)	;clear status register ;start user program	
* comvine montine f		Only a "file mod" mostin	as is simulated	

* service routine for TRAP #0. Only a "file read" routine is simulated. TRAP0:

MOVEM.L	D0/A0-A1,-(SP)	
MOVE.L	USP,A1	;A1 points at user stack
MOVE.L	(A1)+,D0	;get the operation number
ASL.L	#2,D0	;4 byte index to iocalls table
		(multiply by 4 for byte offset)
LEA	IOCALLS,A0	;get base address of table
MOVEA.L	0(A0,D0.L),A0	;(A0) is address of the routine

MOVEA.L 0(A0,D0.L),A0 * SUBROUTINE PUSHS ARGS OFF STACK JSR (A0) MOVE.L A1,USP MOVEM.L (SP)+,D0/A0-A1 RTE

;jump to routine ;reset user stack pointer

* ROUTINE TO CREATE AND OPEN A FILE ARE PLACED HERE CREATE: OPEN:

* READ ROUTINE DUMPS AND PRINTS PARAMETERS ON USER STACK READ: LEA BYTEREAD,A0 ;get the bytes to read JSR P[UTSTRING

MOVE.L	(A1)+,D0	
JSR	PUTHEX	
JSR	NEWLINE	
LEA	BUFADDR,A0	;get address of input buffer
JSR	PUTSTRING	
MOVE.L	(A1)+,D0	
JSR	PUTHEX	
JSR	NEWLINE	
LEA	FILENUMBER,A0	;get the system file number
JSR	PUTSTRING	
MOVE.L	(A1)+,D0	
JSR	PUTHEX	
JSR	NEWLINE	
RTS		

* ROUTINES TO WRITE TO A FILE AND CLOSE A FILE ARE PLACED HERE WRITE: CLOSE:

TRAP1:	JMP	MONITOR	;perform the jump in supervisor mode
* DATA SECTIO	DN		
IOCALLS	DC.L	CREATE, OPEN, READ	D,WRITE,CLOSE
BYTEREAD	DC.B	'BYTES TO READ: ',]	NULL
BUFADDR	DC.B	'ADDRESS OF INPUT	BUFFER: ',NULL
FILENUMBER	DC.B	'FILE NUMBER: ',NU	LL

END
THE FOLLOWING PROGRAM IS ASSEMBLED AND LOADED AT ADDRESS \$2000. PROGRAM 13.1 INITIATES EXECUTION OF THE PROGRAM AND PRODUCES THE OUTPUT BELOW:

ORG	\$2000	
rameters on s	tack	
MOVE.L	#3,-(SP)	*FILE NUMBER IS 3
MOVE.L	#BUF,-(SP)	*ADDRESS OF INPUT BUFFER
MOVE.L	#512,-(SP)	*NUMBER OF BYTES TO READ
MOVE.L	#2,-(SP)	*READ OPERATION IS 2
TRAP	#0	*DO THE READ
TRAP	#1	*TRAP #1 RETURNS CONTROL TO
		MONITOR WHEN IN USER MODE
DS.B END	512	
	ORG rameters on s MOVE.L MOVE.L MOVE.L TRAP TRAP TRAP DS.B END	ORG \$2000 rameters on stack MOVE.L #3,-(SP) MOVE.L #BUF,-(SP) MOVE.L #512,-(SP) MOVE.L #2,-(SP) TRAP #0 TRAP #1 DS.B 512 END

USP	operation number
	# of bytes to transfer
	address of buffer
	file #

<RUN>

OUTPUT: BYTES TO READ: 00000200 ADDRESS OF INPUT BUFFER: 0000201C FILE NUMBER: 0000003

PROGRAM 13.2 ERROR HANDLER:

VDIV	EQU	\$14	;divide by zero exception
VTRAPV	EQU	\$1C	;trap on overflow exception address
MONITOR NULL	EQU EOU	\$8146 0	;address of monitor in ROM
RTNADDR STARTSP	EQU EQU	2 \$8000	;offset to return address ;starting SSP
	XREF	INIT,PUTSTRING,PUTHE	EX,NEWLINE
	ORG	\$1000	;program would be started by MONITOR program
START:	MOVE.L MOVE.L MOVE.L	#STARTSP,SP #DIVERR,VDIV.W #OVRFLERR,VTRAPV.W	;initialize supervisor stack ;initialize exception vectors
* INITIAL ACIA	CONSOLE I MOVEO	PORT #0.D7	
	JSR	INIT	
* START UP A U	JSER PROGE MOVE.L MOVE.W RTE	RAM AT ADDRESS \$2000 #\$2000,-(SP) #\$2000,-(SP)	
* EXCEPTION S	ERVICE RO	UTINES	
DIVERR:	MOVEQ LEA JSR	#0,D7 DIVMSG,A0 PUTSTRING	;the ACIA is the terminal
	MOVE.L JSR JSR	2(SP),D0 PUTHEX NEWLINE	;load return address into D0 ;print return address
* RTE IS NOT D * PROBABLY SI	JMP ONE HERE. HOULD FLU	MONITOR JUST ABORT THE PROG SH STACK	return user to MONITOR RAM
OVRFLERR:	MOVEQ LEA JSR JSR RTE	#7,D1 OVRFLMSG,A0 PUTSTRING NEWLINE	
DIVMSG: OVRFLMSG:	DC.B DC.B	'DIVIDE BY ZERO: PC = 'OVERFLOW ',NULL	',NULL
START:	ORG MOVE.W ADDI.W TRAPV	\$2000 #\$5000,D0 #\$4000,D0	;V will be set

DIVS #0,D0 END

END

THE FOLLOWING PROGRAM IS ASSEMBLED AND LOADED AT ADDRESS \$2000. PROGRAM 13.2 INITIATES EXECUTION OF THE PROGRAM AND PRODUCES THE OUTPUT BELOW:

<RUN> OUTPUT:

OVERFLOW DIVIDE BY ZERO: PC = 0000200E

PROGRAM 13.3 SINGLE STEPPING

* CONTROL	CHARACT	TERS
LINEFEED	EQU	\$0A
NULL	EQU	\$00

* EXCEPTION VECTORS		
VTRACE	EQU	\$24
VBUSERROR	EQU	\$08
VADDRESSERROR	EQU	\$0C
VILLEGALINSTRUCTION	EQU	\$10
VPRIVILEDGEVIOLATION	EQU	\$20
VTRAP0	EQU	\$80
VTRAP1	EQU	\$84

MONITOR EQU \$8146

XREF INIT,PUTHEX,GETCHAR,NEWLINE XREF ECHOFF,PUTSTRING,GETSTRING

* INITIALIZE THE SUPERVISOR AND USER STACK POINTERS

START:	LEA	\$8000,SP
	LEA	\$4000,A0
	MOVE.L	A0,USP

* INITIALIZE THE EXCEPTION VECTORS

MOVE.L	#TRACE,VTRACE.W
MOVE.L	#FATALERROR,VBUSERROR.W
MOVE.L	#FATALERROR, VADDRESSERROR.W
MOVE.L	#FATALERROR, VILLEGAL INSTRUCTION.W
MOVE.L	#FATALERROR, VPRIVILEDGEVIOLATION.W
MOVE.L	#OUTPUT,VTRAP0.W
MOVE.L	#EXIT,VTRAP1.W

* INITIALIZE THE ACIA

MOVEQ	#0,D7
JSR	INIT
JSR	ECHOFF

* START THE PROGRAM AT \$3C00 MOVE.L #\$3C00,-(SP) MOVE.W #\$8000,-(SP)

RTE

;starting address is \$3C00 ;start program in user mode, trace on, interrupt level 0 ;start the program

ENDRUN

JMP MONITOR

;return to main monitor

* BUS/ADDRESS ERROR, ILLEGAL INSTRUCTION, PRIVILEDGE VIOLATION, * TRAP SERVICE ROUTINES

FATALERROR:

MOVEQ	#0,D7
LEA	FATALMSG,A0

JSR	PUTSTRING
BRA	ENDRUN

;return to MONITOR

;output (D0)

* USER PROGRAM EXECUTING TRAP #1 CAUSES TRAP TO HERE EXIT: BRA ENDRUN ;return to MONITOR

* USER PROGRAM EXECUTING TRAP #0 CAUSES * TRAP HERE FOR HEX OUTPUT

INAI IILNI			
OUTPUT:	MOVE.L	D7,-(SP)	
	MOVEQ	#0,D7	
	JSR	NEWLINE	
	JSR	PUTHEX	
	JSR	NEWLINE	
	MOVE.L	(SP)+,D7	
	RTE		

* PRIMARY ROUTINE - CATCHES TRACE TRAP, DISPLAYS REGISTERS, * AND HANDLES PROMPT FOR ANOTHER INSTRUCTION

PROGCOUNTE	ER	EQU	2
TSIZE	EQU	6	
TRACE:			
	MOVEM.L	D0-D7/A0-A6,GENREG.W	
	MOVE.L	PROGCOUNTER(SP),D0	;get PC
	MOVEQ	#0,D1	;get SR as a long word
	MOVE.W	(SP),D1	
	LEA	TSIZE(SP),A0	original value of SP;
	MOVE.L	USP,A1	;get USP
	MOVEM.L	D0-D1/A0-A1,REGS.W	;load PC/SR/SSP/USP to
			print
	MOVEQ	#0,D1	output to console port
	MOVEQ	#1,D2	;allow four registers per line
	MOVEQ	#18,D3	;19 entries to print
	LEA	REGS.W,A1	saved registers begin at
		,	ADDRESS(SP)
	LEA	REGMSGS.W,A0	× ,
REGPL:	JSR	PUTSTRING	
	MOVE.L	(A1)+,D0	
	JSR	PUTHEX	
	ADDA.L	#8.A0	
	ADDO.W	#1.D2	:count 4 registers per line
	CMPI.W	#4.D2	
	BLE.S	NÉXT	
	MOVEO	#1.D2	
	JSR	NÉWLINE	
NEXT:	DBRA	D3.REGPL	
	LEA	OPMSG.A0	print message about opcode
			word
	JSR	PUTSTRING	
	MOVE.L	PROGCOUNTER(SP) A0	:get opcode word of next
			instruction
	MOVEO	#0.D0	
	MOVE.W	(A0).D0	
		× / / · ·	

	JSR LEA JSR JSR	PUTHEX PROMPT, PUTSTRII GETCHAI	A0 NG R		;print it ;">>" prompt ;read a character from
	CMPI.B BEQ.S	#LINEFER RET	ED,D0		;carriage return, continue
RET:	ANDI.W JSR MOVEM.L RTE	#\$7FFF,(S NEWLINI GENREG	EP) E S,D0-D7/A	0-A6	;turn tracing off ;back to user program
DECS.					
KEUS.	DS.L	4			;to contain PC/SR/SSP/USP
GENREGS:	DS.L	15			;to contain D0-D7/A0-A6 at each trace exception
REGMSGS: DC.B DC.B DC.B DC.B DC.B DC.B OPMSG: DC.B PROMPT DC.B FATALMSG: DC.B START:	 ' PC = ',NUI 'USP = ',NUI ' D2 = ',NUI ' D5 = ',NUI ' A0 = ',NUI ' A6 = ',NUI ' A6 = ',NUI LINEFEED, LINEFEED, LINEFEED, ORG MOVE.L MOVEQ LEA MOVE.W MOVE.L TRAP 	LL,' SR = LL,' D0 = LL,' D3 = LL,' D6 = LL,' A1 = LL,' A4 = LL' ,'OPCODE ,LINEFEEI ,'FATAL EI \$3C00 #5,-(SP) #5,D5 OUTPUT(#\$001F,C0 #\$5555333 #0	',NULL,' S ',NULL,' I ',NULL,' I ',NULL,' A ',NULL,' A ',NULL,' A WORD NE D,'>> ',NUL RROR HAS RROR HAS CR 33,D0	SSP= ',N D1= ',NU 04= ',NU 07= ',NU 02= ',NU 05= ',NU CXT INS L S OCCU	ULL JLL JLL JLL JLL VTRUCTION = 'NULL
	TRAP	#1			
The actual progr	am assemble	es to:			
The detual progr	ORG	\$3C00			
START: 003C00 003C06 003C08 003C0C	2F3C 0000 (7A05 47FA 0006 44FC 001F	0005 LEA MOVE.W	MOVE.L MOVEQ OUTPUT(#\$001F,C	#5,-(SF #5,D5 PC),A3 CR	2)
OUTPUT: 003C10 003C16	203C 5555 3 4E40	3333	MOVE.L TRAP	#\$5555 #0	3333,D0

and gives the following output:

 $\langle RUN \rangle$ PC = 00003C06SR = 00008000SSP= 00008000 USP=00003FFC D0 = 0000100DD1 = 4000544DD2 = 21FC104DD3 =00000000 D4 = 0000FC30D5 = 0000002CD6 = 0000006D7 = 00000000A0 = 00004000A1 = 0000836CA2 = 00000414A3 =00000554 A4 = 0000090CA5 = 00000560 A6 = 00000560OPCODE WORD NEXT INSTRUCTION = 00007A05 >> SR = 00008000PC = 00003C08SSP= 00008000 USP=00003FFC D2 = 21FC104DD0 = 0000100DD1 = 4000544DD3 = 00000000D4 = 0000FC30D5 = 00000005D6 = 0000006D7 =00000000 A0 = 00004000A1 = 0000836C A2 = 00000414A3 =00000554 A4 = 0000090CA5 = 00000560A6 = 00000560**OPCODE WORD NEXT INSTRUCTION = 000047FA** >> PC = 00003C0CSR = 00008000SSP= 00008000 USP=00003FFC D1 = 4000544DD2 = 21FC104DD0 = 0000100DD3 =00000000 D5 = 00000005D6 = 0000006D4 = 0000FC30D7 = 00000000A0 = 00004000A1 = 0000836CA2 = 00000414A3 =00003C10 A5 = 00000560A4 = 0000090CA6 = 00000560OPCODE WORD NEXT INSTRUCTION = 000044FC >> PC = 00003C10SR = 0000801FSSP= 00008000 USP=00003FFC D0 = 0000100DD1 = 4000544DD2 = 21FC104DD3 =00000000 D4 = 0000FC30D5 = 00000005 D6 = 0000006D7 = 00000000A0 = 00004000A1 = 0000836CA2 = 00000414A3 =00003C10 A6 = 00000560A4 = 0000090CA5 = 00000560**OPCODE WORD NEXT INSTRUCTION = 0000203C** >> PC = 00003C16SR = 00008010SSP= 00008000 USP=00003FFC D0 = 55553333D1 = 4000544DD2 = 21FC104DD3 =00000000 D4 = 0000FC30D5 = 00000005D6 = 0000006D7 =00000000 A0 = 00004000A1 = 0000836CA2 = 00000414A3 =00003C10 A5 = 00000560A6 = 00000560A4 = 0000090COPCODE WORD NEXT INSTRUCTION = 00004E40 >> PC = 00000984SR = 00002010SSP= 00007FFA USP=00003FFC D0 = 55553333D1 = 4000544DD2 = 21FC104DD3 = 00000000D4 = 0000FC30D5 = 00000005D6 = 0000006D7 = 00000000A0 = 00004000A1 = 0000836CA2 = 00000414A3 =00003C10 A6 = 00000560A4 = 0000090CA5 = 00000560OPCODE WORD NEXT INSTRUCTION = 00002F07 >> PC = 00000982SR = 00002010SSP= 00007FFA USP=00003FFC D0 = 55553333D1 = 4000544DD2 = 21FC104DD3 =00000000

```
D4 = 0000FC30 D5 = 00000005 D6 = 00000006 D7 =00000000
A0 = 00004000 A1 = 0000836C A2 = 00000414 A3 =00003C10
A4 = 0000090C A5 = 00000560 A6 = 00000560
OPCODE WORD NEXT INSTRUCTION = 000060DC
```

>>

PROGRAM 13.4 ADDRESS ERROR TEST

CONSOLEPORT:	EOU	0	
LINEFEED:	EÕU	\$0A	
NULL:	EÕU	\$00	
VADDERR:	EÕU	\$0C	
MONITOR:	EOU	\$8146	
	- (-		
	XREF	INIT, PUTHEX, NEWLINE,	PUTSTRING
* INITIALIZE REGI	STERS AND C	CONSOLE PORT	
START:	LEA	\$8000,SP	
	MOVE.L	#ADDRERROR.VADDERR	.W
	MOVEO	#CONSOLEPORT.D7	
	JSR	INIT	
* TEST PROGRAM			
	LEA	\$1005. A0	
	MOVE.W	2(A0).\$7000	* ADDR ERROR -
			DATA REF
*	LEA	\$1001,A0	
*	JMP	(A0)	* ADDR ERROR -
			PROGRAM REF
* ADDRESS ERROR	R SERVICE RO	DUTINE	
PROGCOUNTER:	EOU	10	
STATUSREG:	EÒU	8	
OPCODEWORD:	EÒU	6	
FAULTADDR:	EÒU	2	
STATUSWORD:	EQU	0	
ASIZE:	EQU	14	
ADDRERROR:			
	MOVEQ	#CONSOLEPORT,D7	
	LEA	ADDERRMSG,A0	
	JSR	PUTSTRING	
	MOVE.W	OPCODEWORD(SP),D2	
	MOVE.L	PROGCOUNTER(SP),A0	
* GET VALUE OF P	C SAVED ON	THE STACK AND SEARCH	I FOR THE

* OPCODE WORD IN MEMORY

AGAIN:	CMP.W BNE.S	-(A0),D2 AGAIN	
	MOVE.L	A0,D0	
* PRINT PC AT II	NSTRUCTION	START	
	JSR	PUTHEX	
	BSR	SPACES	
	MOVE.W	STATUSREG(SP),D0	* PRINT SR
	EXT.L	D0	
	JSR	PUTHEX	
	BSR	SPACES	
	MOVE.W	OPCODEWORD(SP),D0	
* PRINT OPCODI	E WORD		
	EXT.L	D0	
	JSR	PUTHEX	
	BSR	SPACES	
	MOVE.L	FAULTADDR(SP),D0	
* PRINT ADDRES	SS ACCESSED	WHEN THE FAULT OCCU	JRRED
	JSR	PUTHEX	
	BSR	SPACES	
	MOVE.W	STATUSWORD(SP),D0	
* PRINT STATUS	WORD		
	ANDI.L	#\$1F,D0	* MASK OFF ALL
	ICD		* UNUSED BITS
	JSK	PUTHEX	
	JSK	NEWLINE #ACIZE CD	
	ADDA.W	#ASIZE,SP	
	JMP	MONITOR	
SPACES:	MOVE.L	A0,-(SP)	
	LEA	BLANKS,A0	
	JSR	PUTSTRING	
	MOVE.L	(SP)+,A0	
	RTS		
ADDERRMSG:			IEEED
	DC.B	ADDRESS ERROR: ,LIN	
	DC.D DC.D		
DI ANKC.	DC.D DC.P	BAD ADD STATUS WU	KD,LINEFEED,NULL
DLAINNS.	DC.D	,NOLL	
	END		
DIN			
<kun></kun>	D.		
ADDKESS EKKO			
rt SK 0000091C 00002	2004 000033F	$E_{\rm WORD} = BAD ADDR \\ E_8 = 00001007 = 0$	0000015

PROGRAM 13.5 SIZING MEMORY

XREF INIT, PUTHEX, PUTSTRING, NEWLINE

VBUSERROR:	EQU	\$08
NULL:	EQU	\$00
MONITOR:	EQU	\$8146

* INITIALIZE REGISTERS, EXCEPTION VECTOR, AND CONSOLE PORT

START:

LEA	\$1000,SP	* LET STACK GROW DOWN FROM \$1000
MOVE.L	#ENDMEM,VBU	JSERROR.W
MOVEQ	#0,D7	* OUTPUT TO CONSOLE UART
JSR	INIT	;initialize UART
LEA	\$1000,A0	

* ROUTINE TO TEST MEMORY SIZE AND GENERATE A BUS ERROR

SIZE:	MOVE.W	#7,(A0)+	* WRITE DATA	INTO MEMORY
	BRA.S	SIZE	* LOOP UNTIL I	BUS ERROR

* BUS ERROR EXCEPTION SERVICE ROUTINE

ENDMEM:

	MOVE.L	A0,D0	* STORE FIRST ADDRESS PAST * RAM MEMORY IN A0
	LEA JSR	MSG,A0 PUTSTRING	
	SUBQ.L JSR	#8,D0 PUTHEX	* DELETE STORAGE FOR RESET VECTOR
	JSR JMP	MONITOR	;reset the O/S
MSG:	DC.B	'BYTES OF AVA	ILABLE RAM: ',NULL

END

<RUN> OUTPUT: BYTES OF AVAILABLE RAM: 00007FF8

A final comment about address and bus errors is necessary. If an address or bus error occurs during exception processing for a bus error, address error, or reset, the processor is halted. Only the external RESET signal can restart a halted processor.

PROBLEM 13.8 V1111FMULATO)R	FOU	\$2C
VTRACE VADDRESS	EQU EQU	\$24 \$0C	ΨZC
	XREF	PUTHEX,NEWLINE	
START:	LEA MOVE.L MOVE.L MOVE.L	\$8000,SP #S1111,V1111EMULATOR.W #TRACE,VTRACE.W #ADDRESSERROR,VADDRESS	.W
	DC.W ORI.W MOVE.W ANDI.W ANDI.W	\$FFFF #\$8000,SR D0,D1 #\$F000,D1 #\$7FFF,SR	
	MOVE.W	#7,\$7FFF	
PCOUNTER	EQU	14	
S1111:	MOVEM.L MOVEA.L MOVE.W ANDI.W MOVEQ JSR JSR ADDI.L MOVEM.L RTE	D0-D1/A0,-(SP) PCOUNTER(SP),A0 (A0),D0 #\$0FFF,D0 #0,D1 PUTHEX NEWLINE #2,PCOUNTER(SP) (SP)+,D0-D1/A0	
TRACE	MOVEM.L MOVEA.L MOVE.W MOVEQ JSR JSR MOVEM.L RTE	D0-D1/A0,-(SP) PCOUNTER(SP),A0 (A0),D0 #0,D1 PUTHEX NEWLINE (SP)+,D0-D1/A0	
PCADDERR	EQU	10 FOU	8
OPCODEWORD FAULTADDRES STATUSWORD ASIZE	EQU S EQU EQU	6 EQU 0 14	2
ADDRESSERRO	R:		
	MOVEQ MOVE.L JSR JSR	#0,D1 FAULTADDRESS(SP),D0 PUTHEX NEWLINE	

MOVE.W	OPCODEWORD(SP),D0
EXT.L	D0
JSR	PUTHEX
JSR	NEWLINE
MOVE.W	STATUSREGISTER(SP),D0
EXT.L	D0
JSR	PUTHEX
JSR	NEWLINE
MOVE.L	PCADDERR(SP),D0
JSR	PUTHEX
JSR	NEWLINE

IDLE

IDLE: BRA.S

END

PROBLEM 13.9

V1010EMULATO VTRAP0 VTRACE	OR EQU EQU	EQU \$80 \$24	\$28
	XREF	PUTHEX,NEWLINE	
START:	LEA MOVE.L MOVE.L MOVE.L	\$8000,SP #EMU,V1010EMULATOR.W #PR,VTRAP0.W #TRACE,VTRACE.W	
	DC.W	\$A000	
	ORI.W MOVE.W MOVE.W MOVE.W ANDI.W	#\$8000,SR #1,D0 #2,D0 #3,D0 #\$7FFF,SR	
ID:	BRA.S	ID	
PROGCOUNTER	t :	EQU	\$14
EMU:	MOVEM.L MOVEQ MOVE.L MOVEQ MOVE.W JSR JSR ADDI.L MOVEM.L RTE	D0-D1/A0,-(SP) #0,D1 PROGCOUNTER(SP),A0 #0,D0 (A0),D0 PUTHEX NEWLINE #2,PROGCOUNTER(SP) (SP)+,D0-D1/A0	
TRACE:	TRAP RTE	#0	
PR:	MOVE.L MOVEQ JSR JSR MOVE.L RTE	D1,-(SP) #0,D1 PUTHEX NEWLINE (SP)+,D1	
	END		

PROBLEM 13.11

Specify what happens when the following code segment runs on a 32K system.

BUSERROR	EQU	\$08			
START:	MOVE.L	#BERR,BUSERROR.W	;load bus error		
	LEA	\$8000,SP	start system stack at		
	MOVE.W	#7,6(SP)	;put something past 32K - GENERATES BUS ERROR EXCEPTION		
BERR:			;bus error service routine		
	LEA	26(SP),SP	;loads address into A7 which is beyond 32K, does not causes		
	RTE		;when RTE causes stack access, the value of SP causes another BUS ERROR EXCEPTION - 68000 HALTS		

RISC/CISC Characteristics

(PowerPC) RISC Technology

References: Chakravarty and Cannon, Chapter 2 Kacmarcik, Optimizing PowerPC Code

Modern programmers use assembly:

- for handcoding for speed
- for debugging

Common features of CISC:

- many instructions that access memory directly
- large number of addressing modes
- variable length instruction encoding
- support for misaligned accesses

Original goal of RISC (developed in the 1970's) was to create a machine (with a very fast clock cycle) that could process instructions at the rate of one instruction/machine cycle.

Pipelining was needed to achieve this instruction rate.

Typical current RISC chips are HP Precision Architecture, Sun SPARC, DEC Alpha, IBM Power, Motorola/IBM PowerPC

Common RISC characteristics

- <u>Load/store architecture</u> (also called register-register or RR architecture) which fetches operands and results indirectly from main memory through a lot of scalar registers. Other architecture is storage-storage or SS in which source operands and final results are retrieved directly from memory.
- <u>Fixed length instructions</u> which

 (a) are easier to decode than variable length instructions, and
 (b) use fast, inexpensive memory to execute a larger piece of code.
- <u>Hardwired controller instructions</u> (as opposed to microcoded instructions). This is where RISC really shines as hardware implementation of instructions is much faster and uses less silicon real estate than a microstore area.
- <u>Fused or compound instructions</u> which are heavily optimized for the most commonly used functions.
- <u>Pipelined implementations</u> with goal of executing one instruction (or more) per machine cycle.
- Large uniform register set
- · minimal number of addressing modes
- no/minimal support for misaligned accesses

NOT NECESSARY for either RISC or CISC

- instruction pipelining
- superscalar instruction dispatch
- hardwired or microcoded instructions

Fused instructions

Classical FP multiply

- 1. Add exponents
- 2. Multiply significands
- 3. Normalize
- 4. Round off answer

Classical FP add

- 1. Subtract exponents
- 2. Align decimal points by shifting significand with smaller exponent to right to get same exponent
- 3. Add significands
- 4. Normalize
- 5. Round

Fused instruction



Classical instruction

PIPELINING

A conventional computer executes one instruction at a time with a Program Counter pointing to the instruction currently being executed. Pipelining is analogous to an oil pipeline where the last product may have gone in before the first result comes out. This provides a way to start a task before the first result appears. The computing throughput is now independent of the total processing time.

Conventional processing



A conventional process would require 9 time units to produce three cars.

Pipelined processing

chassis					
paint					
wheels					
time	1	2	3	4	5

A pipelined process would require 5 time units to produce the same number of cars.

INSTRUCTION PIPELINING

We can apply pipelining to the classical fetch/execute instruction processing. There are three phases to the fetch/execute cycle:

- instruction fetch
- instruction decode
- instruction execute

If we assume these all take one time unit (clock cycle) to execute a three stage pipeline will look like the following.

fetch	I ₁	I_2	I ₃	I_4	I_5	I ₆
decode		I ₁	I ₂	I ₃	I ₄	I ₅
execute			I ₁	I ₂	I ₃	I_4
	time #1	time #2	time #3	time #4	time #5	time #6

Pipelining is great in theory but what if there is a branch in your code. You can't determine the next instruction to put into the pipeline until the branch instruction is executed. This can cause a hole, or "bubble" in the pipeline as shown below.

fetch	I ₁	I_2			I_3	I_4	I_5
decode		\mathbf{I}_1	I_2			I_3	\mathbf{I}_4
execute			I ₁	I ₂			I ₃
	time #1	time #2	time #3	time #4	time #5	time #6	time #6

Such bubbles represent performance degradation because the processor is not executing any instructions during this interval.

There are two techniques which can be used to handle this problem with branches:

- delayed branching (as done by an optimizing compiler)
- branch prediction (guess the result of the branch)

normal branch code instruction ₀ instruction ₁ instruction ₂ branch	delayed branch code instruction ₀ instruction ₁ branch* instruction ₂
instruction	instruction ₃
•	•
•	•
•	•
instruction _n	instruction _n

*Delay the instruction originally preceding the branch if it is does not influence the branch. This can be done by an optimizing compiler/assembler. The critical issue is how many independent instructions you have. This is a good technique for pipelines with a depth of 1-2 processes.

Branch prediction, on the other hand, works by "guessing" the target instruction for the branch and marking the instruction as a guess. If the guess was right then the processor just keeps executing; however, if the guess was wrong then the processor must purge the results. The key to this approach is a good guessing algorithm.

The PowerPC uses branch prediction. This approach is very good for FOR and DO/WHILE loops since the branch instruction always branches backwards <u>until</u> the final iteration of the loop. IF/THENs are very bad for guessing and are like flipping a coin with a 50% probability.

Probabilities of branch instructions:

instruction	probability of occurrence	probability of branch
unconditional branch (JMP)	1/3	1
loop closing (FOR and DO/WHILE, Dbcc. etc.)	1/3	~1
forward conditional	1/3	1/2

branch (Bcc, etc.)

The forward conditional branches are the most difficult to guess. The worse case is that we will guess 1/3*1/2 of conditional branches wrong, causing bubbles about 50% of the time..

CISC/RISC tradeoffs

general	RISC very fast, fixed length instruction decode, high execution rate	CISC fewer instructions, size of code is smaller
# of instructions	<100	>200
# of address modes	1-2	5-20
instruction formats	1-2	3+
average	~1	3-10
cycles/instruction		
memory access	load/store instructions only	most CPU instructions
registers	32+	2-16
control unit	hardwired	microcoded
instruction decode area (% of overall die	10%	>50%
area)		

RISC cycles

Performance of RISC machine comes from making optimum tradeoff between instruction set functionality (power of each instruction) and clock cycles/instruction.

Program_execution_time = num_instructions_executed * CPI * cycle_time

where num_instructions_executed is dependent upon the pipeline length, CPI is cycles/instruction, and cycle_time is 1/clock_frequency.

PowerPC (PPC)

This is a relatively new architecture with a lot of potential in technical applications.

PowerPC evolution IBM POWER architecture	RS.9 RS1 RSC	1990 1990 1991	
PowerPC	601	1992	<supports POWER instructions</supports
	603 604	1993 1994	
		?	<first 64="" bit="" ppc's<="" td=""></first>

How does the PowerPC fit the RISC model?

- <u>General purpose registers</u> 32 general purpose registers (any except GPR0 can be used as an argument to any instruction); 32 floating point registers
- <u>LOAD/STÓRE architecture</u> only instructions that access memory are LOAD and STORE instructions
- Limited number of addressing modes
 - (I) register indirect;
 - (2) register indirect with register index;
 - (3) register indirect with immediate index.

The branch instructions can be

- (I) absolute; (2) PC relative; or (3) SPR (Special Purpose Register) indirect.
- Fixed length instructions All PPC instructions are 32 bits long.
- <u>No support for misalignments</u> RISC architecture should not allow misalignments to occur; however, POWER design considerations requiring emulation of other machines allows misalignments.

PPC Data Types

type	size (bits)	alignment
byte*	8	
half-word	16	0
word*	32	00
double word†	64	000
quad word†	128	0000
floating point single*	32	00
floating point double*†	64	000

* Most commonly used data types †64 bit PPC implementation

Alignment

Address must be a multiple of data type size. Bytes are always aligned. Half words must be aligned to even bytes (multiples of 2) just like in the 68000; Words must be aligned to quad bytes (multiples of 4); etc.

Order of bytes

Big endian ordering of 0x0A0B \$0A \$0B

Little endian ordering of 0x0A0B \$0B \$0A

PPC and 68000 operate in bigendian mode. However, PPC has an option to switch modes.

Big endian ordering of bits in a register:

0	1	2	3	 29	30	31
MSB						LSB

Super Scalar Implementation

SuperScalar implementation (independent processing units) PPC 601 has 3 independent execution units so it can actually execute multiple instructions in a single clock cycle. Each execution unit is pipelined. PPC superscalar architecture can execute up to 5 operations/clock cycle.

There are currently two envisioned PPC architectures: 32 and 64 bit. Only the 32 bit implementations have been produced. The PPC architecture does NOT include any i/o definitions.

PPC registers are all 32 bits long (except floating point which are 64 bits long)

PPC consists of three independent processing units

- 1. branch processing unit handles branch instructions
- 2. fixed point unit also called instruction unit
- 3. floating point unit does only floating point instructions

There are three classes of instructions to match the processing units:

- 1. branch
- 2. fixed point
- 3. floating point

All these instructions are 32 bits long and MUST be word aligned.

Because of the Load/Store architecture all computations MUST be done in registers as the operands MUST be loaded into registers BEFORE they can be manipulated/operated on. This typically requires a lot of registers.

PPC Registers

Branch processing unit has three main registers:

Link register	LR	contains return address from subroutine calls; contains target address		
subroutines can return	with a Branch_to_LR ir	for a branch [] Istruction		
Count register	CTR	used for counting loop iterations; treats as Dbcc instructions significantly increasing performance		
Counter register	CTR	holds number of iterations or a loop; can be used as the final count or as a decrementation counter		

Condition register CR is the PPC status register

Condition register has 8 4-bit wide condition code fields.

0	3	4	7	8	11	12	15	16	19	20	23	24	27	28	31
CR0		CR1		CR2		CR3		CR4		CR	5	CR6	3	CR	7

These fields can be specified as a DESTINATION for results of a comparison, or as a SOURCE for conditional branches.

CR0 is usually used for fixed point comparisons

LT GT EQ SO

where SO is the summary overflow. A summary overflow is a "sticky" overflow bit that remains set until reset.

CR1 is usually used for floating point comparisons

FL - floating point less than

FG -floating point greater than

FR - floating point equal

FP - floating point unordered

Fixed point operations with record bit

LT GT EQ SO

LT - negative (<0)

- GT -positive (>0)
- EQ zero (=0)
- SO summary overflow

Floating point operations with record bit

FX FEX VX OX

FX - floating point exception summary

FEX -floating point enabled exception summary

VX - floating point invalid operation exception summary

OX - floating point overflow exception

Fixed point processor has most used registers:

32 general purpose	GPR0 - GPR31	32 bits wide in 32 bit			
registers		wide in 64 bit implementations; used for all data storage and fixed point operations			
Exception register	XER	carry, overflow, byte count, and comparison for string instructions			

SUPERVISOR MODE REGISTERS:

Machine state register	MSR	is processor in 32 or 64 bit mode; are interrupts enabled; bigendian vs. little endian mode
Save/Restore registers	SSRn	indicate machine status when an interrupt occurs plus information required to restore state after an interrupt
Processor verification register	PVR	READ ONLY. Processor version information.
PLUS LOTS M	IORE!	

Floating point processor is similar to fixed point processor:

32 floating point registers	FPR0 - FPR31	64 bits wide in all implementations; 64 bit registers which are the source and destination for all floating point operations
Floating point status and control register	FPSCR	handles floating point exceptions and status of floating point operations; enable bits for fp exceptions; rounding bits to control rounding; status bits to record fp exceptions

PPC Architecture

Many RISC processors use a Harvard architecture; the 601 uses a von Neumann architecture.



Harvard architecture

Address translation

Effective addresses on the PPC must be translated before they can actually access a physical location. Block address translation takes precedence.

segmented address translation virtual address	i/o address i/o address physical address

block address translation

real address i/o address

Segmented addressing:



64 bit implementation is VERY different.

Block addressing:

Paged addressing using 4k pages. Block consists of at least 32 pages 128kB up to 65536 pages (256 MB).

The PPC also contains a 64 bit time base register and a 32 bit decrement register which can be used for timing.

Overall PPC 601 architecture:



NOTE: The COP processor controls built-in self test, debug and test features at boot time.
CACHE

Cache is a small memory that acts as a buffer between the processor and main memory. On-chip cache access times are typically 1-2 clock cycles long; access of regular external memory is typically much longer, perhaps 20-30 clock cycles long.

Basic principle of a cache

Locality of reference - Whenever a program refers to a memory address there are likely to be more references to nearby addresses shortly thereafter.

Way cache works

Whenever the main program references a memory location a block of memory containing the referenced address is copied to the cache. The idea is that a lot of following instructions will use information from this cache dramatically speeding up the performance of the processor.

How good a cache works in speeding up computation depends upon:

- 1. the design of the cache
- 2. the nature of the executing code

Cache Design and Organization in the PPC

Processor	Size Instruction/ Data	Associativity	Replacement Policy	Line Size (bytes)
601	32K unified	8	LRU	32/64
603	8K/8K	2/2	LRU	32
604	16K/16K	4/4	LRU	32
620	32K/32K	8/8	LRU	64

Notes:

Cache line the block of memory in the cache that holds the loaded data Cache tag pointer from a cache line to the main memory Line Size the number of bytes associated with a tag Associativity relationship between main memory and the cache. If any block from the main memory can be loaded into any line of the cache, the cache is fully associative. More performance is usually obtained by limiting the number of lines into which a block might reside - this occurs because you have a smaller number of places to look for a particular address. In a two-way associative memory the cache controllerwould only have to examine two tags; in a 4 way four tags; and in an 8-way right tags. Replacement When the processor is loading a new block to cache and all the potential lines are full, the cache

controller will replace an occupied line with the new data. Common replacement schemes are: first-in first-out (FIFO), least recently used (LRU), and random,
 Writeback (versus store-through) Refers to how the cache contoller handles updates to the information in the cache. In astore-through scheme the stored data is immediately posted to both the cache and main

memory. In a store-in (or writeback) scheme only the information in the cache is updated immediately (the line is marked *dirty*) and only updated when the line is replaced in the cache.

Power PC family:

The PPC 601 has three pipelines:

Pipeline #1 (2 stage)	Fetch	Dispatch Decode Execute Predict				
Pipeline #2 (3 stage) or	Fetch	Dispatch Decode	Execute	Writeback		
Pipeline #2 (4 stage)	Fetch	Dispatch Decode	Address Generation	Cache (optional)	Writeback	
Pipeline #3 (6 stage)	Fetch	Dispatch	Decode	Execute1 (Multiply)	Execute2 (Add)	Writeback

*writeback i(or store-in caching) is what happens when the PPC updates data in the cache; posting to main memory is delayed until the line is replaced by the cache unit.

The 603 was designed for portable applications and has four pipelines

- 1. branch processing unit (2 stage pipeline)
- 2. fixed point unit (3 stage pipeline)
- 3. floating point unit (6 stage pipeline)
- 4. load/store unit (5 stage pipeline)

It also has dynamic power management which controls the processor clock so that only units in use are power up.

The 604 was designed for desktop applications and has two additional integer units giving much improved integer performance. It is in a 304 pin ceramic flat pack with 3.6 million transistors. It dissipates 10 watts at 100 MHz and is based upon 0.5µm CMOS technology.

The embedded versions (4xx, EC403, EC401, etc.) are probably the most economically important.

MAJOR PPC INSTRUCTION GROUPS

- Branch and trap
- Load and store
- Integer
- Rotate and shift
- Floating point
- System integer

Can add suffixes in [] to modify instructions

Integer instructions [o] update FP Exception Register XER [.] record condition information in CR0

Floating point [s] single precision data [.] record condition information in CR1

Branch

[I] (all instructions) record address of following instruction in link register

[a] (some instructions) specified address is absolute

Branch instructions b[I][a] addr b[I][a] BO,BI.addr

unconditional branch conditional branch

[a] indicates that target address is absolute BO indicates the branch on condition (nine bits and can get complicated)

BI specifies which bit of the CR register is to be used in the test

NOTE: PPC assemblers use b instead of % Example:

b0000y which indicates decrement the CTR and branch if CTR 0 and CR[BI]=0.

The y bit encodes hints as to whether branch is likely to be taken.

bcctr [I] BO,BI branch conditional to count register Often used to count in loops.

bclr [I] BO,BI branch conditional to link register Used for returning from subroutines. There are probably at least 8-12 extended versions of each basic branch instruction.

lbz rT,d(rA)	load byte and zero; displacement with respect to contents of a source register		
load	load from memory location into target register		
load with update	add offset afterwards		
load indexed	calculate address from two registers		
load indexed with update	combination of above		
store	write contents of register to memory		
store with update			
store with indexed			
store indexed with update			

Example function that performs 64-bit integer addition

```
#
   Struct unsigned64
#
   {
#
      unsigned hi;
#
      unsigned lo;
#
   }
#
   unsigned64 add64(unsigned64 *a, unsigned64 *b);
#
#
# Expects
   r3 pointer to struct unsigned64 result
#
#
   r4 pointer to unsigned64a
#
   r5 pointer to struct unsigned64b
#
# Uses
   r3 pointer to result
#
#
   r4 pointer to a
#
   r5 pointer to b
   r6 high order word of a (a.hi), high word of sum
#
   r7 low order word of a (a.lo), low word of sum
#
   r8 high order word of b (b.hi)
#
   r9 low order word of b (b.lo)
#
                  r7,4(r4)
                                #r7<--a.lo - load word and zero
           lwz
                                load the word (words are 32 bits on
                                the PPC) into r7, uses r4 as its
                                source
```

lwz	r9,4(r5)	#r9 <b.lo -="" and="" load="" th="" word="" zero<=""></b.lo>
lwz	r6,0(r4)	#r6 <a.hi and="" load="" td="" word="" zero<=""></a.hi>
addc	r7,r7,r9	<pre>#r7<sum -="" add="" ca="" carrying<="" lo,="" pre="" set=""></sum></pre>
lwz	r8,0(r5)	#r8 <b.hi -="" and="" load="" td="" word="" zero<=""></b.hi>
stw	r7,4(r3)	<pre>#result.lo <r7 -="" pre="" store="" word<=""></r7></pre>
adde	r6,r6,r8	#r6 <sum -="" add="" ca="" extended<="" hi="" td="" with=""></sum>
stw	r6,0(r3)	<pre>#result hi <r6 -="" pre="" store="" word<=""></r6></pre>
blr	,	<pre>#return - branch to link</pre>